

# **Recent Advances in High $\kappa$ Gate Dielectrics For Si and Compound Semiconductors**

**J. Raynien Kwo (郭瑞年)**

**Physics Department, National Tsing Hua University**

# Previous Collaborators at Bell Labs

( Lucent Technologies and Agere Systems)

## Materials

R. M. Fleming  
J. P. Mannaerts  
J. M. Rosamilia  
D. W. Murphy  
Y. H. Wong  
C. D. W. Jones  
J. J. Krajewski  
T. Boone  
A. M. Sergent

## Characterizations

Y. J. Chabal  
Brett Busch  
A. R. Kortan  
D. Muller  
S. N. G. Chu  
H. Krautter  
J. Sapjeta  
R. J. Oplia  
E. Garfunkel  
T. Gustafsson  
W. H. Schulte

(Rutgers)

## Si and GaAs Device and Processing

J. Bude  
K. Ng  
Lalita Menchanda  
M. Green  
G. D. Wilk  
Hans Gosserman  
Peter Ye  
Frank Yang  
Brian Willis  
T. S. Lay

# OUTLINES

- ❖ Introduction : The call for alternative high  $\kappa$  gate dielectrics for 45 nm Si CMOS by year 2010
  - \* Fundamental materials requirements
  - \* Processing integration issues for Si CMOS scaling
- ❖ The discovery of compound semiconductors passivation using  $\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)$  and  $\text{Gd}_2\text{O}_3$  oxides
- ❖ Summary of results and achievements of high  $\kappa$  gate dielectrics of  $\text{Gd}_2\text{O}_3$  and  $\text{Y}_2\text{O}_3$  on Si
- ❖ New research programs
- ❖ Anticipated accomplishments
  - \* Technology
  - \* Research


# INTRODUCTION

---


**The Call for Alternative High  $\kappa$  Gate**

**Dielectrics for Si CMOS**

# MOSFET (互補式金氧場效電晶體)



1960 Kahng and Atalla, First MOSFET  
1970 First IC, 1 kbit, 750 khz microprocessor



# Moore's Law


# Intel Semiconductor CMOS Roadmap




0.13 $\mu$ m process



65nm process




45nm process



32nm process

## Terahertz Transistor Structure



intel.

Source: Intel

Intel  
Developer  
Forum  
Sept 2008

# When do we stop ?

**Reliability:** ~~25~~ ~~22~~ ~~18~~ 16 Å

processing and yield issue

**Tunneling :** 15 Å

Design Issue: chosen for 1A/cm<sup>2</sup> leakage  
 $I_{\text{on}}/I_{\text{off}} \gg 1$  at 12 Å

**Bonding:**


**Fundamental Issues-**

- how many atoms do we need to get bulk-like properties?
- Is the interface electronically abrupt?
- Can we control roughness?

In 1997, a gate oxide was 25 silicon atoms thick.



In 2005, a gate oxide will be 5 silicon atoms thick, if we still use SiO<sub>2</sub>




and at least 2 of those 5 atoms will be at the interfaces.





# Oxygen Bonding from EELS

Nominal 1.1 nm SiO<sub>2</sub>:  
0.8 - 1 nm Bulk SiO<sub>2</sub>  
1.6 nm wide oxygen profile



# Fundamental Materials Selection Guidelines




- Thermodynamic stability in contact with Si to 750°C and higher. **(Hubbard and Schlom)**  
**Alkaline earth oxide, IIIB, IVB oxide and rare earth oxide**
- Dielectric constant, band gap, and conduction band offset
- Defect related leakage, substantially less than SiO<sub>2</sub> at  $t_{\text{eq}} < 1.5 \text{ nm}$
- Low interfacial state density  $D_{\text{it}} < 10^{11} \text{ eV}^{-1}\text{cm}^{-2}$
- Low oxygen diffusivity
- Crystallization temperature  $> 1000^\circ\text{C}$

# Basic Characteristics of Binary Oxide Dielectrics

Dielectrics	SiO <sub>2</sub>	Al <sub>2</sub> O <sub>3</sub>	Y <sub>2</sub> O <sub>3</sub>	HfO <sub>2</sub>	Ta <sub>2</sub> O <sub>5</sub>	ZrO <sub>2</sub>	La <sub>2</sub> O <sub>3</sub>	TiO <sub>2</sub>
Dielectric constant	3.9	9.0	18	20	25	27	30	80
Band gap (eV)	9.0	8.8	5.5	5.7	4.5	7.8	4.3	3.0
Band offset (eV)	3.2	2.5	2.3	1.5	1.0	1.4	2.3	1.2
Free energy of formation MO <sub>x</sub> +Si <sub>2</sub> → M+ SiO <sub>2</sub> @727C, Kcal/mole of MO <sub>x</sub>	-	63.4	116.8	47.6	-52.5	42.3	98.5	7.5
Stability of amorphous phase	High	High	High	Low	Low	Low	High	High
Silicide formation ?	-	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Hydroxide formation ?	-	Some	Yes	Some	Some	Some	Yes	Some
Oxygen diffusivity @950C (cm <sup>2</sup> /sec)	2x 10 <sup>-14</sup>	5x 10 <sup>-25</sup>	?	?	?	10 <sup>-12</sup>	?	10 <sup>-13</sup>

## FET Gate Stack



## Critical Integration Issues

- Morphology dependence of leakage  
*Amorphous vs crystalline films?*
- Interfacial structures
- Thermal stability
- Gate electrode compatibility
- Reliability

## Fundamental Limitations

- Fixed charge
- Dopant depletion in poly-Si gate
- Dopant diffusion
- Increasing field in the channel region

---

**The Discovery of novel oxides of  
(Ga, Gd)O<sub>x</sub> and Gd<sub>2</sub>O<sub>3</sub> for  
GaAs Passivation**

# GATE DIELECTRICS FOR III-V SEMICONDUCTORS

## ❖ Why GaAs ?

Higher electron mobility and semi-insulating substrate

For high speed signal processing, and high power applications

## HOW TO PASSIVATE GaAs SURFACE ?

## ❖ Previous efforts over thirty five years !


- Anodic, thermal, and plasma oxidation of GaAs
- Wet or dry GaAs surface cleaning followed by deposition of various dielectric materials

**THE KEY is to identify a dielectric being thermodynamically and electronically stable, and showing a low  $D_{it}$  with GaAs.**

## ❖ Our breakthrough

- Novel gate oxides  **$Ga_2O_3(Gd_2O_3)$  and  $Gd_2O_3$**  in-situ deposited by MBE of low  $D_{it}$
- Have successfully applied to GaAs, AlGaAs, InGaAs, InP, GaN, and Si

# ULTRAHIGH VACUUM DEPOSITION OF OXIDES




## Mixed Oxide $(\text{Ga}, \text{Gd})\text{O}_x$


$\text{Gd}/(\text{Ga}+\text{Gd}) > 20\%$   
 $\text{Gd}^{+3}$  stabilize  $\text{Ga}^{+3}$

## Pure $\text{Gd}_2\text{O}_3$ Film

Single domain, epitaxial film  
in  $(110)$   $\text{Mn}_2\text{O}_3$  structure



# Cross sectional TEM of $(\text{Ga}, \text{Gd})_2\text{O}_3$ on GaAs






# Single Domain Growth of (110) $\text{Gd}_2\text{O}_3$ Films on (100) GaAs

$\text{Mn}_2\text{O}_3$  Structure



$\text{Gd}_2\text{O}_3$   $a = 10.81 \text{ \AA}$




3: 4 match

1: 2 match

GaAs  $a = 5.65 \text{ \AA}$





$\text{Gd}_2\text{O}_3$   
(110)  
25  $\text{ \AA}$





# 0.8 $\mu\text{m}$ D-Mode GaAs MOSFET

Vertical: 5mA/div  
 Horizontal: 1V/div  
 $V_g = +1\text{V}$   
 Step = -1V



• Mobility  $\mu_n = 1100 \text{ (cm}^2/\text{V sec)}$



# Summary of results and achievements

High  $\kappa$  gate dielectrics of  $\text{Gd}_2\text{O}_3$  and  $\text{Y}_2\text{O}_3$  on Si

$\text{Gd}_2\text{O}_3$        $\kappa = 14$


$\text{Y}_2\text{O}_3$        $\kappa = 18$

**In both epitaxial and amorphous films**


J. Kwo, et al APL, **77**, 130, (2000)


J. Kwo, et al J. Appl. Phys. **89**, 3920 (2001)

# In-situ Fabrication: UHV Integrated Processing System



Equipped with electron beam evaporators and effusion cells





# Part of the equipment-left




# Part of the equipment-middle







# Part of the equipment-right



# UHV Deposition of the Oxides on Si

- Ultrahigh vacuum, multi-chamber MBE system.
- Electron-beam evaporation of oxide sources from pressed ceramic pellets.
- 2 inch RCA-cleaned Si wafers, hydrogen passivated, followed by prompt insertion into UHV.
- In-situ heating to 400-500C to attain a (2 x 1) reconstructed Si surface.
- Substrate temperature of 550C for **epitaxial** films.
- Room temperature deposition for **amorphous** films.
- Maintain **low pressure** during growth  $< 1.0 \times 10^{-9}$  torr.



# Single Domain Growth of (110) $\text{Gd}_2\text{O}_3$ Films on Vicinal (100) Si



$\text{Gd}_2\text{O}_3$   $a = 10.81 \text{ \AA}$


$\text{Y}_2\text{O}_3$   $a = 10.60 \text{ \AA}$

Si  $a = 5.43 \text{ \AA}$




# ADF-STEM Image

Amorphous  $\text{Gd}_2\text{O}_3$  on Si



Crystalline  $\text{Gd}_2\text{O}_3$  on Si  
(two domain film)




**No Evidence of  $\text{SiO}_2$  Formed at the Interface**

# Critical Materials Integration Issues


---

- ❖ **Morphology, amorphous vs crystalline films?**
  - Interfacial structures
  - Thermal stability
  - Gate electrode compatibility


# Morphology Dependence of $\text{Gd}_2\text{O}_3$ and $\text{Y}_2\text{O}_3$



# Comparison of Leakage Current vs Oxide Thickness



# C-V Electrical Characteristics of $\text{Y}_2\text{O}_3$ on Si



**1.0 nm  $\text{SiO}_2$   
equivalent**

**Terman Method  
 $D_{it} \sim 10^{12} \text{cm}^{-2} \text{eV}^{-1}$   
as upper limit**

**$D_{it} \sim 10^{11} \text{cm}^{-2} \text{eV}^{-1}$**




# Critical Materials Integration Issues

---



- Morphology, amorphous vs crystalline films?
- ❖ **Interfacial structures**
- Thermal stability
- Gate electrode compatibility

# Medium Energy Ion Scattering


With Rutgers University  
Using 100 keV proton beam



Clear loss of O: film becomes denser,  
O/Y decreases, but remains > 1.5



# STEM Cross Sectional Images




(Thick cross section)

(Thin cross section)

**Amorphous  $Si/Y_2O_3/Crystalline-Si$**

# Yttrium Oxide on Silicon (capped in-situ with Si, no anneal)



May be caused by  
TEM specimen  
thinning process

Between the  $Y_2O_3$  and C-Si is a graded  $Si_xY_yO$  layer



# Critical Materials Integration Issues

---

- Morphology, amorphous vs crystalline films?
- Interfacial structures
- ❖ **Thermal stability**
- Gate electrode compatibility

# Thermal Stability

**Thick capping layer case: a-Si(40Å)/Y<sub>2</sub>O<sub>3</sub>(90Å)/Si  
interface is stable at 800°C, reaction has occurred at 900°C.**



Not much change here from as-dep to 650°C to 800°C.


# Critical Materials Integration Issues

---


- Morphology, amorphous vs crystalline films?
- Interfacial structures
- Thermal stability
- ❖ **Gate electrode compatibility**

# Compatibility of Gate Electrode

Annealed at 850C/15 min in O<sub>2</sub>




Annealed in 850C/15 min in N<sub>2</sub>





# High K Gate Dielectrics Project



# New Research Programs

- Low defect high  $\kappa$  ultrathin films
- Interface engineering
- Electrical characterization and optimization
  
- Identify new material candidates for metal gate
- Metal gate/high  $\kappa$  integration and testing
  
- Integration of high  $\kappa$ , and metal gate with Si- Ge strained layer and testing
- Integration of high  $\kappa$ , and metal gate with strained Si and testing


# Low Defect High $\kappa$ Ultrathin Films

## New dielectric films by sputtering and MBE

- **HfO<sub>2</sub>** and **ZrO<sub>2</sub>** systems doped with N, Al, and Si
  - \* To reduce charge trapping, and the fixed charge density.
  - \* To raise the recrystallization temperature
- Ternary oxides of **rare earth aluminate** on Si such as (Al, Y)<sub>2</sub>O<sub>3</sub>
  - \* To exceed the figure of merit over Al<sub>2</sub>O<sub>3</sub>

# Interface Engineering

**Graded composition growth** scheme to engineer the interface with Si



# Electrical characterization and optimization

## Three major problems :

- **Large trapped charge**
- **Low channel mobility**
- **Electrical stability and reliability**

## Our approaches :

- **In-situ doped polysilicon gate or metal gate to avoid the hydroxide formation (frequency dispersion).**
- **Nitrogen doping and post anneals to reduce the fixed charge density.**
- **To correlate interfacial state density with the materials parameters and the device mobility.**

# Metal Gate Electrode


- Compatible work function,
- High carrier concentration,
- Thermal/chemical stability with the underlying dielectric.

--- To replace the  $n+$ , and  $p+$  poly, it is necessary to identify pairs of metals with work functions that are respectively within 0.2 eV of the conduction and valence band edges of Si.

## Solutions:


- (1) To introduce N and /or Si in the low work function metal. Metal alloys TaN, and TaNSi are potential NMOS gate electrodes.
- (2) To obtain low-work function films by the alloying of elemental metals with compositional control such as binary alloys of Ta-Ru
- (3) Conducting metal oxides like  $\text{IrO}_2$  and  $\text{RuO}_2$  as PMOS gate electrode.

# Gd<sub>2</sub>O<sub>3</sub> on GaN




**A strong tendency to conform to the substrate**

**Low  $D_{it}$  of  $\sim 10^{11} \text{ cm}^{-2}\text{eV}^{-1}$**



wurtzite GaN  
hcp phase  
 $a = 3.189 \text{ \AA}$   
 $c = 5.185 \text{ \AA}$



hcp rare earth  
sesquioxide  
 $a = 3.86 \text{ \AA}$   
 $c = 6.16 \text{ \AA}$

# Summary

- Surface passivation using stable low  $D_{it}$  oxides  $Ga_2O_3(Gd_2O_3)$  and  $Gd_2O_3$  for GaAs and GaN
- Strong tendency to conform to underlying substrates  
insight for low  $D_{it}$  and passivation !
- Crystalline and amorphous  $Gd_2O_3$  and  $Y_2O_3$  as alternative gate dielectrics for Si with sharp interfaces without reactions.
- Model systems to investigate critical materials integration issues of the high  $\kappa$  gate dielectric for Si CMOS processing.
- Better understandings of the leakage conduction, fixed charges, mobile ions, and interfacial structures are needed to establish the **reliability** of the oxides.



# Anticipated Accomplishments

## RESEARCH

- Understand the interfacial structures and the atomic bonding of the MBE and ALD oxides on Si to establish the mechanism of a low  $D_{it}$  on Si, and Si-Ge.
- Identify the charge carriers and underlying transport mechanism of the newly developed dielectric materials.
- Study and understand the physics, such as interfacial scattering and mobilities in the inversion channel and device performance on the MOS devices.

# Anticipated Accomplishments (Conti)

## TECHNOLOGY

- Achieve significant reduction in  $D_{it}$ , electrical leakage, and fixed charge density in MBE and ALD oxides on Si after systematic anneal studies
- Establish the ALD growth/process parameters for high-performance oxide
- Establish process flow and masks for fabricating the sub-micron and nano- MOS and MOSFET devices using high  $\kappa$  dielectrics on Si and Si-Ge
- Develop IP's for the new materials, growth methods, devices, and technology, thus establish our position in these new technologies