

2011 DRC Short Course

50 years of development of oxides on III-V. Is *in-situ* process the best choice?

Minghwei Hong and J. Raynien Kwo

National Tsing Hua University, Hsinchu, Taiwan

National Taiwan University, Taipei, Taiwan

NSRRC XPS Beamline

In-situ ALD

2009-01-16

SPM/STS

XPS/UPS

- ❑ MBE – compound semiconductor growth – **A. Y. Cho** (National Medal of Science 1993 and National Medal of Technology 2007)
- ❑ MBE – metal and oxide growth – **J. Kwo** (first in discovering anti-ferromagnetic coupling through non-magnetic layer in magnetic superlattices PRL's 1985 – 1986)



Frank Shu, UC University Professor and former President of Tsing Hua Univ.

Fundamental requirements for high κ 's + metal gates on InGaAs (or any channels) for technology beyond Si CMOS

- ✓ EOT < 1 nm
- ✓ Interfacial density of states $D_{it} \leq 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$
- ✓ Self-aligned process
 - High-temperature thermodynamic stability
- ✓ Low parasitic
 - Ohmic contacts and sheet resistance
- ✓ Integration with Si

GaAs passivation (efforts since 1960)

Previous ex-situ Efforts (see M. Hong, C. T. Liu, H. Reese, and J. Kwo, in *Encyclopedia of Electrical and Electronics Engineering*, edited by J. G. Webster (Wiley, New York, 1999), Vol. 19, pp. 87–100, and *Physics and Chemistry of III–V Compound Semiconductor Interfaces*, edited C. W. Wilmsen (Plenum, New York, 1985).

Anodic, thermal, and plasma oxidation of GaAs

Wet or dry GaAs surface cleaning followed by deposition of various dielectric materials

➤ **Previous in-situ Efforts**

Growth using single chamber

- AlGaAs doped with O or Cr, Cho and Cassey 1978
- native oxides or Al_2O_3 on GaAs during the same growth, i.e. introduction of oxygen in III-V MBE chamber, Ploog et al 1979
- ZnSe (a_0 of 5.67 Å and a direct energy gap of 2.7 eV) on GaAs, Yao et al, 1979
- Si on InGaAs or GaAs, IBM at Zurich 1990 (?) and Morkoc et al, 1996

❖ **Our Breakthrough** Growth using two chambers

- $\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)$, $\text{Ga}_2\text{O}_{3-x}$, MgO, SiO_2 , Al_2O_3 on GaAs using two growth chambers, Hong et al, 1994
- Have been applied to GaAs, InGaAs, GaN, and Si

Do we need a new methodology for GaAs passivation?

Green and Spicer, *Stanford Univ.* : JVST A11(4), 1061, 1993

Sulfur passivation – Sandroff et al, Bell Labs: APL51, 33, 1987

Sb passivation – Cao et al, Stanford: Surf. Sci. 206, 413, 1988

“A new methodology for passivating compound semiconductors is presented in which **two over-layers** are used. In this approach, the first layer defines the surface electronically and the second provides long term protection.”

Is it possible to have InGaAs MOS and Ge MOS, similar to SiO₂/Si, to achieve a low D_{it} , a low J , thermal stability at high temp. (>850 and 500 °C), without any interfacial passivation layers (IPLs)?

YES!!!

“MBE - enabling technology beyond Si CMOS”, (invited talk) J. Kwo, M. Hong, et al, J. Crystal Growth 323 511 (2011).

“InGaAs and Ge MOSFETs with high k dielectrics” (invited talk), J. Kwo, M. Hong, et al, Microelectronic Engineering **88**, 336 (2011)

S, Sb, Si, Ge as IPLs for InGaAs MOS

GeON, GeO₂, Si as IPLs for Ge MOS

Pioneering work of GaAs and InGaAs MOSFET's using $\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)$ at Bell Labs without 2 overlayers

- 1994
 - novel oxide $\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)$ to effectively passivate GaAs surfaces
- 1995
 - establishment of accumulation and inversion in p- and n-channels in $\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)$ -GaAs MOS diodes with a low D_{it} of $2\text{-}3 \times 10^{10} \text{ cm}^{-2} \text{ eV}^{-1}$ (IEDM)
- 1996
 - first e-mode GaAs MOSFETs in p- and n-channels with inversion (IEDM)
 - Thermodynamically stable
- 1997
 - e-mode inversion-channel n-InGaAs/InP MOSFET with $g_m = 190 \text{ mS/mm}$, $I_d = 350 \text{ mA/mm}$, and mobility of $470 \text{ cm}^2/\text{Vs}$ (DRC, EDL)
- 1998
 - d-mode GaAs MOSFETs with negligible drain current drift and hysteresis (IEDM)
 - e-mode GaAs MOSFETs with improved drain current (over 100 times)
 - Dense, uniform microstructures; smooth, atomically sharp interface; low leakage currents
- 1999
 - GaAs power MOSFET
 - Single-crystal, single-domain Gd_2O_3 epitaxially grown on GaAs
- 2000
 - demonstration of GaAs CMOS inverter

- "Use of Hybrid Reflectors to Achieve Low Thresholds in All MBE Grown Vertical Cavity Surface Emitting Laser Diodes", R. J. Fischer, K. Tai, **M. Hong**, and A. Y. Cho, IEEE IEDM, 861, Washington, D.C., Dec.3-6, 1989; J. Vac. Sci. Technol. B8, p.336, 1990.
- "Array Operation of GaAs/AlGaAs Vertical Cavity Surface Emitting Lasers", K. Tai, Y.H. Wang, J.D. Wynn, **M. Hong**, R. J. Fischer, J.P. Mannaerts, and A.Y. Cho, *CLEO/IQEC'90*, Anaheim, Ca, May 21-25, 1990.
- "MBE Growth and Properties of Fe₃(Al,Si) on GaAs(100)", M. Hong, H. S. Chen, J. Kwo, A. R. Kortan, J. P. Mannaerts, B. E. Weir, and L. C. Feldman, J. Crystal Growth, V.111, 984, 1991.
- "Vertical Cavity Top-Surface Emitting Lasers with Thin Ag Mirrors and Hybrid Reflectors", M. Hong, L. W. Tu, J. Gamelin, Y. H. Wang, R. J. Fischer, E. F. Schubert, K. Tai, G. Hasnain, J. P. Mannaerts, B. E. Weir, J. D. Wynn, R. F. Kopf, G. J. Zydzik, and A. Y. Cho, J. Crystal Growth 111, 1071, 1991.
- "In-Situ Non-Alloyed Ohmic Contacts to p-GaAs", M. Hong, D. Vakhshoori, J. P. Mannaerts, F. A. Thiel, and J. D. Wynn, J. Vac. Sci. Technol. 12 (2), p.1047, 1994.
- "New Frontiers of Molecular Beam Epitaxy with In-Situ Processing", M. Hong, invited paper for the 1994 International MBE Conference and published in J. Crystal Growth V.150, pp.277-284, 1995.
- "X-Ray Scattering Studies of the Interfacial Structure of Au/GaAs", D. Y. Noh, Y. Hwu, H. K. Kim, and M. Hong, Phys. Rev. B51 (7), p.4441, 1995.

Background leading to unpin surface Fermi level in III-V compound semiconductors

- Late 1980s to early 1990s, problems in then AT&T's pump lasers (980 nm) for undersea optical fiber cable (trans-Atlantic)
- Semiconductor facet (HR, AR) coating
 - Reducing defects between InGaAs (GaAs) and coating dielectrics
- Passivation of the facets
- Electronic passivation much more stringent than optical passivation
 - (110) vs (100) of InGaAs (GaAs)

ULTRAHIGH VACUUM DEPOSITION OF OXIDES

M. Hong et al, JVST B14 2297 (1996); J. Kwo et al, APL 75 1116 (1999); M. Hong et al, APL 76 312 (2000)

Initial thinking: to attain Ga_2O_3 film for passivation

High-purity single crystal $\text{Ga}_5\text{Gd}_3\text{O}_{12}$ (GGG) source


Evaporation (sublime) by e-beam

Gd_2O_3 ionic oxide
 $T_m > 4000\text{K}$

Ga_2O_3 more covalent oxide
 $T_m \sim 2000\text{K}$

Ga_2O_3 evaporated mostly, and formed amorphous Ga_2O_3 film

High Resolution TEM of $\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)$ on GaAs





Mixed Oxide $\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)$


Pure Gd_2O_3 Film

$\text{Gd}/(\text{Ga}+\text{Gd}) > 20\%$
 Gd^{+3} stabilize Ga^{+3}

Single domain, epitaxial film
in (110) Mn_2O_3 structure



Initial growth of $\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)$ 1.1 nm thick





In-situ RHEED pattern showing a single crystal growth

X-ray diffraction of normal scan and rocking curve



Growth of $\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)$ films using e-beam evaporation from $\text{Ga}_5\text{Gd}_3\text{O}_{12}$ target – RBS studies





Identified the essential role of Gd_2O_3 Kwo et al, APL 75 1116 (1999)
The Gd/(Ga+Gd) ratio needs to be greater than 20%
The electropositive Gd^{+3} may stabilize Ga^{+3} in the film

"Low D_{it} thermodynamically stable Ga_2O_3 -GaAs interfaces: fabrication, characterization, and modeling", M. Passlack, M. Hong, J. P. Mannaerts, J. Kwo, R. L. Opila, S. N. G. Chu, N. Moriya, and F. Ren, IEEE TED, 44 No. 2, 214-225, 1997.

"Novel $\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)$ passivation techniques to produce low D_{it} oxide-GaAs interfaces", M. Hong, J. P. Mannaerts, J. E. Bowers, J. Kwo, M. Passlack, W-Y. Hwang, and L. W. Tu, J. Crystal Growth, 175/176, pp.422-427, 1997.



Pioneer Work : Single Crystal Gd_2O_3 Films on GaAs

M. Hong, J. Kwo et al,
Science 283, p.1897, 1999




Low D_{it} 's
and low J_L

Gd₂O₃ (110) 25 Å




J. Kwo et al, APL 75 1116 (1999)

Gd Composition Dependence of Electrical leakage of GGG on GaAs





Thickness Dependence of Electrical Leakage of Gd₂O₃ on GaAs



Single crystal Gd_2O_3 on GaAs - Epitaxial interfacial structure



- “New Phase Formation of Gd_2O_3 films on GaAs (100)”, J. Vac. Sci. Technol. B 19(4), p. 1434, 2001.
- “Direct atomic structure determination of epitaxially grown films: Gd_2O_3 on GaAs(100)” PRB 66, 205311, 2002
- A new X-ray method for the direct determination of epitaxial structures, coherent Bragg rod analysis (COBRA)
 - Nature – Materials 2002 Oct issue cover paper



CET (EOT), D_{it} and *thermal stability at high Temp* in high κ 's on *InGaAs, Ge, and GaN*

High κ 's: single crystals, amorphous

MBE-Ga₂O₃(Gd₂O₃)






MBE-HfAlO/HfO₂

MBE-Gd₂O₃, Y₂O₃, Al₂O₃, HfO₂


ALD-Al₂O₃, HfO₂

ALD+MBE



Ga₂O₃(Gd₂O₃)/GaAs under high temperature annealing in UHV and non-UHV



Y. L. Huang et al, APL 2005
C. P. Chen et al, JAP 2006




MRS Bulletin, July 2009




Cover Image & Theme Article – “*InGaAs Metal Oxide Semiconductor Devices with $\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)$ High- κ Dielectrics for Science and Technology beyond Si CMOS*”, M. Hong, J. Kwo, T. D. Lin, and M. L. Huang, MRS Bulletin **34**, 514 July 2009.

C-V Characteristics – GGO/ $\text{In}_{0.2}\text{Ga}_{0.8}\text{As}$

K. H. Shiu et al, APL 92, 172904 (2008)




T. H. Chiang et al, National Tsing Hua University (unpublished)




State-of-the-art work of ALD $\text{Al}_2\text{O}_3/\text{GaAs}$

IMEC $(\text{NH}_4)_2\text{S}$ treated GaAs





U.T.Dallas

NH_4OH treated GaAs




G. Brammertz, et al. A




ys. Lett. 93, 113506 (2008)


U.T. Austin



**Our work of In-situ ALD + MBE $\text{Al}_2\text{O}_3/\text{GaAs}$
No pre-treatments and no interfacial
passivation layers
Y. H. Chang, et al, Microelectronic
Engineering 88, 440–443 (2011)**



MIT
3 treated,
growth with **TMA/IPA**





D. Shahrjerdi, et al. Appl. Phys. Lett. 92, 203505 (2008)

C.-W. Cheng, et al. Appl. Phys. Lett. 95, 082106 (2009)




CV Characteristics of $\text{Al}_2\text{O}_3/\text{GGO}/\text{In}_{0.2}\text{Ga}_{0.8}\text{As}$

Y. D. Wu et al., *JVST B* 28(3), C3H10 (2010)



Gate	Substrate	K value	$C_{\text{FB}}(\text{F}/\text{cm}^2)$	Dispersion (10k-500k)
Al	p-type	15-17	0.38	2.6%
Al	n-type	14-16	0.69	4.4%
Ni	p-type	14-16	0.37	3.5%
Ni	n-type	14-17	0.69	4.2%

Metal-work-function dependent flat-band voltages




nMOS						
Gate metal	ϕ_m (volt)	C_{fb} ($\mu\text{F}/\text{cm}^2$)	V_{fb} (volt)	ΔV_{fb} (volt)	Dispersion (10-500kHz)	V_{th} (volt)
Al	4.16 ± 0.1	0.38	-1.42	-0.29 ± 0.1	2.6%	0.04
Ni	5.19 ± 0.15	0.37	-0.32	-0.22 ± 0.15	3.5%	1.15
pMOS						
Gate metal	ϕ_m (volt)	C_{fb} ($\mu\text{F}/\text{cm}^2$)	V_{fb} (volt)	ΔV_{fb} (volt)	Dispersion (10-500kHz)	V_{th} (volt)
Al	4.16 ± 0.1	0.69	0.05	0.17 ± 0.1	4.4%	-1.94
Ni	5.19 ± 0.15	0.69	1.12	0.21 ± 0.15	4.2%	-0.88


Depth profile of ALD-HfO₂/In_{0.15}Ga_{0.85}As: SR-XPS

Native oxide/In_{0.15}Ga_{0.85}As



$h\nu = 680$ eV



$h\nu = 680$ eV




$h\nu = 680$ eV




8nm-HfO₂/In_{0.15}Ga_{0.85}As



$h\nu = 680$ eV




$h\nu = 680$ eV



$h\nu = 680$ eV




Different chemical reaction for $\text{TEMAH}/\text{H}_2\text{O}$ and $\text{TMA}/\text{H}_2\text{O}$ on air-exposed InGaAs surface $\longleftrightarrow$ Fraction of a mono-layer As_2O_5




Fermi Level unpinning $\longleftrightarrow$ **arsenic oxide was removed** $\longleftrightarrow$ **Interfacial layer: $\text{Ga}_2\text{O}_3; \text{In}_2\text{O}_3; \text{In}(\text{OH})_3$**

Valence band offsets: determined by XPS



Bandgap of oxide : determined by photoemission-EELS





The minimum energy of band-to-band transition => Bandgap (E_g)

Energy-Band Parameters at $\text{HfO}_2/\text{InGaAs}$

$$\Delta E_v = (E_{CL}^{\text{InGaAs}} - E_{\text{VBM}}^{\text{InGaAs}}) + (E_{CL}^{\text{oxide}} - E_{CL}^{\text{InGaAs}}) - (E_{CL}^{\text{oxide}} - E_{\text{VBM}}^{\text{oxide}})$$

	$E_{\text{As}3d_{5/2}}^{\text{InGaAs}} - E_{\text{VBM}}^{\text{InGaAs}}$	$E_{\text{Hf}4f_{7/2}}^{\text{oxide}} - E_{\text{As}3d_{5/2}}^{\text{InGaAs}}$	$E_{\text{Hf}4f_{7/2}}^{\text{oxide}} - E_{\text{VBM}}^{\text{oxide}}$	ΔE_v
HfO_2/GaAs	40.36 eV	-23.58 eV	14.19 eV	2.62 eV
$\text{HfO}_2/\text{In}_{0.15}\text{Ga}_{0.85}\text{As}$	40.42 eV	-23.56 eV	14.19 eV	2.67 eV
$\text{HfO}_2/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$	40.57 eV	-23.52 eV	14.19 eV	2.86 eV



[1] M. L. Huang et al., APL 89, (2006)

Conduction band offsets: F-N tunneling

$$\ln(J_{FN}/E_{ox}^2) = S/E_{ox} + \ln(C)$$

$$S = -8\pi(2m^*)^{1/2}(\varphi)^{3/2}/3qh$$

$$C = q^3/8\pi h \varphi m^*$$

Φ_m : metal work function


χ_s : electron affinity of InGaAs

$$(\varphi^- - \varphi^+) = (\Phi_m - \chi_s) \text{ --- (1)}$$


$$S^+ = -8\pi(2m^*)^{1/2}(\varphi^+)^{3/2}/3qh \text{ --- (2)}$$

$$S^- = -8\pi(2m^*)^{1/2}(\varphi^-)^{3/2}/3qh \text{ --- (3)}$$

8.3nm-HfO₂ / In_{0.15}Ga_{0.85}As



7.8nm-HfO₂ / In_{0.53}Ga_{0.47}As



[1] T.S. Lay et al, Solid State Electron. 45, (2001)

[2] Y. C. Chang, et. al. Appl. Phys. Lett, 92, 072901 (2008).

deviation : ± 0.08 eV 29

Discussion: Energy band parameters

ALD-Al₂O₃/In_xGa_{1-x}As

x=0 x=0.15 x=0.25 x=0.5




ALD-HfO₂/In_xGa_{1-x}As

x=0 x=0.15 x=0.25 x=0.5




deviation : $\pm 0.1 \text{ eV}$

ALD-Al₂O₃/In_{0.15}Ga_{0.85}As



ALD-HfO₂/In_{0.5}Ga_{0.5}As

x=0.5




Y.C. Chang et al, APL 92 072901 (2008)

K. Y. Lee et al, APL 92, 252908 (2008)

ALD-HfO₂ on In_{0.53}Ga_{0.47}As with short air exposure ~10 min

k ~17@100 kHz, CET=1nm



Au


Ti

ALD HfO₂ (4.5 nm)

n-In_{0.53}Ga_{0.47}As (buffer)




n-In_{0.53}Ga_{0.47}As

InP



f


Achieving a low D_{it} in ALD- Al_2O_3 on $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ with short air exposure



- very sharp $\text{Al}_2\text{O}_3/\text{InGaAs}$ interface
- Fermi-level moves across the nearly entire bandgap
- high FLME of **63%** near midgap

D_{it} Extraction for Wide Bandgap Semiconductors

Characteristic trapping frequency as a function of trap depth:



For GaAs MOS devices:


- Only very small portions of bandgap can be probed at 25°C.
- The midgap region is not accessible at all with these frequency range.

Measurements at 150°C giving a better coverage of the midgap region

Why D_{it} Extraction at Midgap is Important for GaAs?

D_{it} distribution (—) as a function of the energy above E_V :



Si @ 25°C





■ Unlike SiO_2/Si showing a flat D_{it} distribution at midgap, oxide/GaAs interfaces have high D_{it} at midgap → serious Fermi level pinning near midgap

GaAs

Measured @ 25°C



Measured @ 150°C




W.E. Spicer *et al.*, JVST 91, 1422 (1979)

Y.C. Chang *et al.*, 68th DRC (2010)

G. Brammertz *et al.*, APL 91, 133510 (2007)

K. Martens *et al.*, IEEE TED 55, 547 (2008)



Impact of Post-Deposition-Annealing



Long time annealing at 550°C is necessary for reducing the hump

Additional RTP 650°C is useful for optimizing the frequency dispersion and hysteresis


Impact of *Post-Deposition-Annealing*






Same trend of annealing effect on *n*-type GaAs substrates

Impact of Initial Surface Reconstruction


As-rich reconstruction: c(4x4)



Ga-rich reconstruction: 4x6




Significant reduction of D_{it} at midgap for Ga-rich samples




D_{it} spectrum for ALD- $\text{Al}_2\text{O}_3/\text{GaAs}$ with HCl clean
(G. Brammertz *et al*, Appl. Phys. Lett. **93**, 183504 (2008))


D_{it} distribution – Conductance method



$$\tau = \frac{1}{2\pi f} = \frac{\exp(\Delta E / kT)}{\sigma v_t N}$$




Mid-gap D_{it} 's from conductance measured at high temperatures (G. Brammertz et al, IMEC)





1. D_{it} spectra derived using both QSCV and temperature-dependent conductance method;
2. both UHV- $\text{Al}_2\text{O}_3/\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)/$ and ALD- $\text{Al}_2\text{O}_3/n$ - and p - $\text{In}_{0.2}\text{Ga}_{0.8}\text{As}$ MOSCAPs were investigated;
3. ALD- $\text{Al}_2\text{O}_3/\text{In}_{0.2}\text{Ga}_{0.8}\text{As}$ interface shows a high mid-gap D_{it} peak spectrum;
4. no discernible D_{it} peak for UHV- $\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)/\text{In}_{0.2}\text{Ga}_{0.8}\text{As}$ interface

C.A. Lin et al, Appl. Phys. Lett., 98, 062108 (2011)

D_{it} distribution – calculation from QS-CV method




Impact of D_{it} on Device Performance



Inversion channel MOSFET

Fermi level near E_v should be driven across mid-gap to generate minority carriers



Depletion-mode MOSFET


Fermi level near E_c should be driven back to mid-gap to deplete channel

In situ growth and analysis of oxide/III-V interfaces


- ✓ *In-situ* ALD- & MBE-oxides on freshly MBE grown InGaAs surfaces
- ✓ Portable UHV chamber for 2" wafer (Pressure < 3×10^{-10} torr)
- ✓ *In-situ* high resolution synchrotron radiation photoemission analysis



In-situ MBE/ALD/XPS/STM




Portable UHV chamber




In-situ synchrotron radiation XPS analysis


RHEED pattern



In situ synchrotron radiation-XPS analyses



In-situ ALD- Al_2O_3 on Ga-rich n-GaAs(001)-4x6 surface: A synchrotron-radiation photoemission study




(a) As 3d core level spectra of the clean GaAs(001)-4x6 surface taken with $h\nu = 85 \text{ eV}$ in normal and 60° off-normal emission. The line represents a de-convolution of the curve. (b) An analytical fit to the spectra plotted in (a).

Symbols B, SS, S1, and S2 stand for the doublets of bulk, the subsurface, the surface As atoms at the faulted position, and the As in the surface As-Ga dimer.

In situ ALD- $\text{Al}_2\text{O}_3/\text{GaAs}(001)$ interfaces: cycle by cycle analyses

Y. H. Chang et al, Microelectronic Engineering 88, 1101 (2011)



TMA/ H_2O : 6 cycles

S1 : can not be passivated completely

S2: peak disappeared

As(1+), AsO_x: exist at interface

TMA/ H_2O : 3 cycles

S1, S2 peak ↓

As(1+), AsO_x ↑

***No As-As at the ALD- $\text{Al}_2\text{O}_3/\text{GaAs}$ interface**

TMA/ H_2O : 1 cycles

S1, S2 peak ↓

As(1+): S1 As bond to O-Al (As-O-Al)

AsO_x: S2 As bond to Al-O(As-Al-O)

Clean GaAs(001)-4x6


Surface-related doublet peak

S1: As in the faulted position (-380meV), excess charge

S2: As in As-Ga dimer (-652meV), excess charge


SS: As-As dimer in the subsurface layer (+338meV)

Enhancement-mode devices




Inversion channel n-GaAs and n-InGaAs/InP MOSFET





Drain Current (mA)



Drain Current (μA)




Drain current drive capability improved over 100 times
Due to the improved oxide quality and device fabrication





- $0.75 \times 50 \mu\text{m}^2$
- $g_m = 190 \text{ mS/mm}$
- $f_T = 7 \text{ GHz}$
- $f_{\text{max}} = 10 \text{ GHz}$
- $\mu = 470 \text{ cm}^2/\text{Vs}$

Ren et al, IEDM 1996, SSE 1997, EDL 1997
Wang et al, 1999

Surface channel InGaAs MOSFET with non-self-aligned Process



- 1) NH_4OH surface pretreatment
- 2) ALD Al_2O_3 30nm as an encapsulation layer
- 2) S/D patterning and Si implantation (30KeV/1E14 & 80KeV/1E14)
- 3) S/D activation using RTA (700-800°C 10s in N_2)
- 4) ALD re-growth: Al_2O_3
- 5) PDA: 400-600°C 30s in N_2
- 6) S/D contact patterning and Au/Ge/Ni ohmic metal evaporation and 400°C metallization
- 7) Gate patterning and Ni/Au or Al/Au evaporation





The diagram illustrates the device structure for the InGaAs-based transistor. The structure consists of an InP substrate, an In_{0.53}Ga_{0.47}As Buffer layer, a p-In_{0.53}Ga_{0.47}As channel layer, and Si implanted regions for Source and Drain. A TiN-Gate is deposited on the channel. A PMMA layer (~200nm) is used for lithography. The top layer is MBE-Al₂O₃/GGO or ALD-Al₂O₃. The gate is defined by CHF₃+Cl₂ etching, and the source/drain regions are defined by CHF+Cl₂ etching.

1. TiN sputtering
2. PMMA coating, E-beam writing, and hard mask deposition
3. Dry-etching
4. S/D patterning, implantation & activation
5. S/D contact region patterning, wet-etching of oxide, contact metal deposition, lift-off & ohmic alloying

Output & Sub-threshold Characteristics

T. D. Lin et al, APL 93 033516 (2008)

Self-aligned inversion-channel TiN/Al₂O₃/GGO/In_{0.53}Ga_{0.47}As/InP MOSFET



1. $t_{TiN} = 160$ nm, $t_{Al_2O_3} = 2$ nm, $t_{GGO} = 5$ nm, $W/L = 10/1$ μ m

2. $I_{d,max} = 1.05$ mA/ μ m @ $V_g = 2V$, $V_d = 2V$

3. $g_{m,max} = 714$ μ S/ μ m @ $V_g = 0.7V$, $V_d = 2V$

4. $V_{th} \sim 0.2V$, $\mu_{FE} = 1300$ cm²/V·s (from transconductance analysis)



Si NMOSFET

90nm node

$L_g \sim 45$ nm

$I_{d,sat} \sim 1$ mA/ μ m

UHV- $\text{Al}_2\text{O}_3/\text{GGO}/\text{In}_{0.75}\text{Ga}_{0.25}\text{As}/\text{InP}$ MOSFET




- $t_{\text{TiN}} = 200\text{nm}$, $t_{\text{Al}_2\text{O}_3} = 3\text{nm}$, $t_{\text{GGO}} = 6\text{nm}$, $W/L = 10/1\mu\text{m}$
- $I_{D,\text{max}} = 1.23 \text{ mA}/\mu\text{m}$ @ $V_G = 3.5\text{V}$, $V_D = 2.5\text{V}$
- $G_{m,\text{max}} = 464 \mu\text{S}/\mu\text{m}$ @ $V_G = 1.75\text{V}$, $V_D = 2\text{V}$
- $V_{\text{th}} \sim 0.25\text{V}$, $\mu_{\text{FE}} = 1600 \text{ cm}^2/\text{V}\cdot\text{s}$ (from transconductance analysis)

E-mode III-V MOSFETs

Benchmark

- Natl Tsing-Hua Univ.
- ◆ Univ. Singapore
- Bell Labs
- △ Purdue Univ.
- + Freescale Univ. Glasgow
- ✱ IBM

MBE-Al₂O₃/GGO/In_{0.75}Ga_{0.25}As
 $L_g=1\mu\text{m}$
 $I_D=1.23\text{ mA}/\mu\text{m}$,
 $G_m=464\text{ }\mu\text{S}/\mu\text{m}$
T. D. Lin et al., SSE, (2010)
MBE-Al₂O₃/GGO/In_{0.53}Ga_{0.47}As
 $L_g=1\mu\text{m}$
 $I_D=1.05\text{ mA}/\mu\text{m}$
 $G_m=714\text{ }\mu\text{S}/\mu\text{m}$
T. D. Lin et al., APL 93, 033516 (2008)
MBE-Al₂O₃/GGO/In_{0.2}Ga_{0.8}As
 $L_g=4\mu\text{m}$
 $I_D=9.5\text{ }\mu\text{A}/\mu\text{m}$
 $G_m=3.9\text{ }\mu\text{S}/\mu\text{m}$



Conclusion



- Perfecting the best atomic-scale hetero-structures and their interfaces in high κ and high carrier mobility semiconductors
- Probing them with the most powerful analytical tools (XPS and x-ray diffraction using synchrotron radiation, *in-situ* XPS, and HR-TEM)
- Producing novel, high-performance electronic devices ready for **beyond Si CMOS**

Benchmark

E-mode inversion-channel nMOSFETs with ALD or MOCVD oxide as gate dielectric


- Purdue Univ.
- Purdue Univ.
- ★ This work
- Singapore Univ.
- ◇ UCSB

*Devices with gate-length $< 1\mu\text{m}$ are included. The number near each data point indicates the In content (x) of the $\text{In}_x\text{Ga}_{1-x}\text{As}$ channel.



Benchmark


- This Work
- ▲ Purdue, ALD- Al_2O_3
- ▲ IMEC, ALD- Al_2O_3 with FGA
- ▲ Purdue, ALD- Al_2O_3 with HBr treatment
- Intel, ALD- ZrO_2
- SEMATECH, ALD- $\text{ZrO}_2/(\text{La})\text{AlOx}$
- ◇ Intel, ALD-TaSiOx/InP Buried-channel
- Singapore, MOCVD-HfO₂ with PH₃-passivated
- Singapore, MOCVD-HfAlO/P_xN_y
- Singapore, MOCVD-HfAlO/SiO_xN_y(SiH₄+NH₃)
- UT Austin, ALD-HfO₂(Fluorinated)
- ▲ UT Austin, ALD- Al_2O_3 (Fluorinated)




**S.S. < 80mV/dec
achievable**

Benchmark


Enhancement-mode $\text{In}_x\text{Ga}_{1-x}\text{As}$ MOSFETs





- ★ Natl. Tsing Hua Univ.
- ▼ Purdue, ALD- Al_2O_3
- ▲ IMEC, ALD- Al_2O_3 with FGA
- ▶ SEMATECH, ALD- $\text{ZrO}_2/(\text{La})\text{AlO}_x$
- ◆ Intel, ALD- ZrO_2
- ✱ Intel, ALD- $\text{TaSiO}_x/\text{InP}$ buried-channel
- ◇ Univ. of Singapore, MOCVD- $\text{HfAlO}/\text{P}_x\text{N}_y$
- ▲ UT Austin, ALD- Al_2O_3 (fluorinated)



Large Hadron Collider (LHC) Experiment



View of the LHC cryo-magnet inside the tunnel.



View of the ATLAS detector.

Aerial view of CERN and the surrounding region of Switzerland and France.