



AOARD




Nano-electronics of high κ dielectrics on high mobility channel semiconductors for key technologies beyond Si CMOS

T. D. Lin, P. Chang, M. L. Huang, H. C. Chiu, C. A. Lin,
W. H. Chang, Y. J. Lee, Y. C. Chang, and Y. H. Chang
J. Kwo and M. Hong


National Tsing Hua University, Hsinchu, Taiwan

Electron mobilities in GaAs, Si, and Ge

GaAs



Si and Ge



Measured drift mobility in Si and Ge (F. J. Morin and J. P. Maita, Phys. Rev., 94, 1526, (1954) and 96, 28 (1954))

Solid curve: theory with combined polar and ionized-impurity scattering (Ehrenreich: JAP 32, 2155, 1961)
Experimental points o: Reid and Willardson: J. Electronics and Control, 5, 54 (1958) ▲: Weisberg, Rosi, and Herkart: Metallurgical Soc. Conf., v.5 "Properties of elemental and compound semiconductors, Interscience Publishers, New York, p.275

DRIFT MOBILITIES (cm ² / V-s) in Ge, Si, and GaAs at 300K						
	Ge		Si		GaAs	
	μ_n	μ_p	μ_n	μ_p	μ_n	μ_p
value at 300K	3900	1900	1400	470	8500	340
Temperature dependence	$T^{-1.66}$	$T^{-2.33}$	$T^{-2.5}$	$T^{-2.7}$	—	$T^{-2.3}$

Background leading to unpin surface Fermi level in III-V compound semiconductors

- Late 1980s to early 1990s, problems in then AT&T's pump lasers (980 nm) for undersea optical fiber cable (trans-Atlantic)
- Semiconductor facet (HR, AR) coating
 - Reducing defects between InGaAs (GaAs) and coating dielectrics
- Passivation of the facets
- Electronic passivation much more stringent than optical passivation
 - (110) vs (100) of InGaAs (GaAs)

Pioneering work of GaAs and InGaAs MOSFET's using $\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)$ at Bell Labs w/o 2 overlayers

- 1994
 - novel oxide $\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)$ to effectively passivate GaAs surfaces
- 1995
 - establishment of accumulation and inversion in p- and n-channels in $\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)$ -GaAs MOS diodes with a low D_{it} of $2\text{-}3 \times 10^{10} \text{ cm}^{-2} \text{ eV}^{-1}$ (IEDM)
- 1996
 - first e-mode GaAs MOSFETs in p- and n-channels with inversion (IEDM)
 - Thermodynamically stable
- 1997
 - e-mode inversion-channel n-InGaAs/InP MOSFET with $g_m = 190 \text{ mS/mm}$, $I_d = 350 \text{ mA/mm}$, and mobility of $470 \text{ cm}^2/\text{Vs}$ (DRC, EDL)
- 1998
 - d-mode GaAs MOSFETs with negligible drain current drift and hysteresis (IEDM)
 - e-mode GaAs MOSFETs with improved drain current (over 100 times)
 - Dense, uniform microstructures; smooth, atomically sharp interface; low leakage currents
- 1999
 - GaAs power MOSFET
 - Single-crystal, single-domain Gd_2O_3 epitaxially grown on GaAs
- 2000
 - demonstration of GaAs CMOS inverter

**1897 J. J. Thomson
discovery of electron**

1947 The Transistor





Figure 2.
The three inventors of the transistor: (left to right) William Shockley, John Bardeen, and Walter Brattain, who were awarded the 1956 Nobel Prize in physics.



The Transistor
50th Anniversary: 1947-1997

2007 High k + metal gate on Si for 45 nm node CMOS

What next – III-V InGaAs, GaN, Ge MOS ?

□ Mervin Kelly, the then Director of Res. at Bell Labs, had predicted the problem and had already taken action to find a solution.

- Although relays and vacuum tubes were apparently making all things possible in telephony, he had predicted for some years that the low speed of relays and the short life and high power consumption of tubes would eventually limit further progress in telephony and other electronic endeavors.
- In the summer of 1945, Kelly had established a research group at Bell Labs to focus on the understanding of semiconductors. The group also had a long-term goal of creating a solid-state device that might eventually replace the tube and the relay.

For Chip Makers, Hybrids May Be a Way Forward – NYTimes (Dec. 2009)

By [John Markoff](#)

Searching for new ways to make computers that run faster and use less power, the chip industry is once again eyeing some **exotic** materials that can offer great speed, but have been more costly and difficult to manufacture than silicon.

The materials, so-called **III-V** semiconductors, include compounds like **gallium arsenide and indium phosphide**. They have found their way into military and communications uses, but have largely been relegated to niches by more standard silicon-based manufacturing processes.

The legendary supercomputer designer Seymour **Cray** used gallium arsenide in his Cray 3 and Cray 4 designs. In general, though, the materials have not had the **low-power** characteristics that have

- ✓ **exotic** materials compounds like **gallium arsenide and indium phosphide**
- ✓ **a new kind of hybrid chip, integrating radio or optical communications III-V-based transistors at lower power without losing all of their speed advantages**
- ✓ **MOSFET**, Not MESFET, HEMT
- ✓ **four chip generations**

working chips at the next step down, 32 nanometers. Intel can now place about one billion transistors in its most advanced microprocessors, and the next step toward smaller scale, which will double the number of transistors available to circuit designers, will probably take place toward the end of 2009.

It might be **four chip generations**, however, before Intel adds the new hybrid approach to its commercial chips, said Mike Mayberry, the company's director of components research.

The new technology could have widespread applications in consumer electronics products.

During a news conference on Monday, industry executives expressed optimism about the new technique, which they said was still years away from commercialization.


Outline

Motivation

- Why InGaAs, Ge? Why MOSFET?

Experimental

- Novel
- Characterization (XPS)



Do we need a new methodology for GaAs passivation?

A. M. Green and W. E. Spicer
Stanford University
JVST A11(4), 1061, 1993

Sulfur passivation –Sandroff et al,
Bell Labs APL51, 33, 1987
Sb passivation – Cao et al, Stanford
Surf. Sci. 206, 413, 1988

“A new methodology for passivating compound semiconductors is presented in which two overlayers are used. In this approach, the first layer defines the surface electronically and the second provides long term protection.”

Is it possible to have a III-V (GaAs) MOS, similar to SiO_2/Si , in which a low D_{it} , a low J , thermodynamic stability at high temp. ($>800^\circ\text{C}$), single layer of gate dielectric, no S and Sb, etc are achievable?



YES!!!

Is it necessary to have GeON as an interfacial layer in Ge MOS?

No!!!





Pioneer Work : Single Crystal Gd_2O_3 Films on GaAs



Low D_{it} 's
and low J_L

M. Hong, J. Kwo et al,
Science 283, p.1897, 1999

Gd_2O_3 (110) 25 Å



ULTRAHIGH VACUUM DEPOSITION OF OXIDES

Initial thinking: to attain Ga_2O_3 film for passivation

High-purity single crystal $\text{Ga}_5\text{Gd}_3\text{O}_{12}$ (GGG) source

Evaporation (sublime) by e-beam

Gd_2O_3 ionic oxide

$T_m > 4000\text{K}$

Ga_2O_3 more covalent oxide


$T_m \sim 2000\text{K}$

Ga_2O_3 evaporated mostly, and formed amorphous Ga_2O_3 film

$(\text{Ga,Gd})_2\text{O}_3$



Mixed Oxide $(\text{Ga,Gd})_2\text{O}_3$

Pure Gd_2O_3 Film




$\text{Gd}/(\text{Ga}+\text{Gd}) > 20\%$
 Gd^{+3} stabilize Ga^{+3}

Single domain, epitaxial film
in (110) Mn_2O_3 structure




Initial growth of $\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)$ 1.1 nm thick



In-situ RHEED pattern showing a single crystal growth

X-ray diffraction of normal scan and rocking curve





- ❑ MBE – compound semiconductor growth – **A. Y. Cho** (National Medal of Science 1993 and National Medal of Technology 2007)
- ❑ MBE – metal and oxide growth – **J. Kwo** (first in discovering anti-ferromagnetic coupling through non-magnetic layer in magnetic superlattices PRL's 1985 – 1986)



Frank Shu, UC University Professor and former President of Tsing Hua Univ.


Growth of $\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)$ films using e-beam evaporation from $\text{Ga}_5\text{Gd}_3\text{O}_{12}$ target – RBS studies



Identified the essential role of Gd_2O_3
The $\text{Gd}/(\text{Ga}+\text{Gd})$ ratio needs to be greater than 20%
The electropositive Gd^{+3} may stabilize Ga^{+3} in the film

Device Scaling – Beyond 22-16 nm node: high κ , metal gates, and high mobility channel

1960 Kahng and Atalla, Bell Labs First MOSFET



Metal gate

High κ gate dielectric

Oxide/semiconductor interface

High mobility channel

Moore's Law:

The number of transistors per square inch doubles every 18 months


Integration of III-V, Ge, GaN with Si

Shorter gate length L
Thinner gate dielectrics t_{ox}


Driving force :
High speed
Lower power consumption
High package density

	Si	GaAs	In _{0.53} Ga _{0.47} As	GaN	InAs	InSb	units
Energy gap	1.12	1.43	0.75	3.40	0.354	0.17	eV
Lattice constant	5.431	5.65	5.87	3.19	6.06	6.50	Å
Electron effective mass	0.19	0.063	0.041	0.20	0.023	0.014	-
Electron mobility	1500	8500	14000	1300	25000	78000	cm ² V ⁻¹ s ⁻¹
Electron saturation velocity	1 × 10 ⁷	2 × 10 ⁷	8 × 10 ⁶	3 × 10 ⁷	3 × 10 ⁷	5 × 10 ⁷	cm s ⁻¹
Electron mean free path	0.07	0.15	0.19	0.2	0.27	0.58	µm





Proposed Solutions *to* Challenges of III-V (Ge) MOSFET




Enhancement-mode devices





Buried Channel Transistor - HEMT



Surface channel InGaAs MOSFET with **non-self-aligned Process**



- 1) NH_4OH surface pretreatment
- 2) ALD Al_2O_3 30nm as an encapsulation layer
- 2) S/D patterning and Si implantation (30KeV/1E14 & 80KeV/1E14)
- 3) S/D activation using RTA (700-800° C 10s in N_2)
- 4) ALD re-growth: Al_2O_3
- 5) PDA: 400-600° C 30s in N_2
- 6) S/D contact patterning and Au/Ge/Ni ohmic metal evaporation and 400° C metallization
- 7) Gate patterning and Ni/Au or Al/Au evaporation



MBE- Al_2O_3 /GGO or ALD- Al_2O_3

$\text{CHF}_3 + \text{Cl}_2$

$\text{CHF} + \text{Cl}_2$

PMMA ($\sim 200\text{nm}$)

Pt

TiN-Gate

Source

Drain

Si implanted region

p- $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$

Si implanted region



$\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ Buffer

InP substrate

1. TiN sputtering
2. PMMA coating, E-beam writing, and hard mask deposition
3. Dry-etching
4. S/D patterning, implantation & activation
5. S/D contact region patterning, wet-etching of oxide, contact metal deposition, lift-off & ohmic alloying

Output & Sub-threshold Characteristics


Self-aligned inversion-channel TiN/Al₂O₃/GGO/In_{0.53}Ga_{0.47}As/InP MOSFET



1. $t_{TiN} = 160\text{nm}$, $t_{Al_2O_3} = 2\text{nm}$, $t_{GGO} = 5\text{nm}$, $W/L = 10/1\mu\text{m}$
2. $I_{d,max} = 1.05$ mA/ μm @ $V_g = 2V$, $V_d = 2V$
3. $g_{m,max} = 714$ μS/ μm @ $V_g = 0.7V$, $V_d = 2V$
4. $V_{th} \sim 0.2V$, $\mu_{FE} = 1300$ cm²/V·s (from transconductance analysis)

Si NMOSFET
90nm node
 $L_g \sim 45\text{nm}$
 $I_{d,sat} \sim 1$ mA/ μm

Performance Trend





Performance for Si
32 nm node
 $I_{d,sat} = 1.5-1.6 \text{ mA}/\mu\text{m}$

Estimated Performance
For $L_g=0.5\mu\text{m}$


L_g	20 μm	10 μm	8 μm	4 μm	2 μm	1 μm	0.5 μm	0.35 μm
$I_{d,sat}$ ($\mu\text{A}/\mu\text{m}$)	60	104	140	263	506	1050	~2mA/ μm	~3mA/ μm
$g_{m,max}$ ($\mu\text{S}/\mu\text{m}$)	34	56	81	152	320	714	~1.4mS/ μm	~2.1mS/ μm

ALD-Al₂O₃ on In_{0.53}Ga_{0.47}As MOSFETs



- Short air-exposure between ALD-Al₂O₃ and InGaAs
- Self-aligned process
- $I_{d,max} = 288 \text{ mA}/\mu\text{m}$ @ $V_g = 4V$, $V_d = 2V$
- $g_m = 93 \text{ }\mu\text{S}/\mu\text{m}$ @ $V_g = 1.6V$, $V_d = 2V$



ALD- Al_2O_3 on $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MOSFETs



- Low leakage current density for $\text{TiN}/\text{ALD-}\text{Al}_2\text{O}_3/\text{InGaAs}$ withstanding dopant activation temp up to 750°C for 15 sec
- Gate-to-source leakage current $< 10^{-12}\text{A}$ @ $V_g = 4\text{V}$
- High peak electron mobility of $1330\text{ cm}^2/\text{V-s}$ (split-CV)

Sub-micron Gate Length



ALD- $\text{Al}_2\text{O}_3/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}/\text{InP}$ MOSFET



- ◆ $W/L = 100/0.6\mu\text{m}$, $t_{\text{ox}} = 6\text{nm}$, CET $\sim 3\text{nm}$
- ◆ $I_{d,\text{max}} = 678\mu\text{A}/\mu\text{m}$ @ $V_g = 2.5\text{V}$, $V_d = 4\text{V}$
- ◆ $g_{m,\text{max}} = 354\mu\text{S}/\mu\text{m}$ @ $V_g = 0.8\text{V}$, $V_d = 4\text{V}$
- ◆ $V_{\text{th}} = 0.35\text{V}$, $I_{\text{on}}/I_{\text{off}} = 1.7 \times 10^3$

Sub-micron Gate Length

ALD- $\text{Al}_2\text{O}_3/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}/\text{InP}$ MOSFET



channel doping (cm^{-3})	T_{ox} (CET) [nm]	SIC* (cm^{-3})	T_a ** ($^{\circ}\text{C}$)	R_s *** ($\Omega/\square$)	ρ_c **** ($\Omega \cdot \text{cm}^2$)	$I_{d, \text{max}}$ ($\mu\text{A}/\mu\text{m}$) @ $L_g = 1 \mu\text{m}$	G_m ($\mu\text{S}/\mu\text{m}$) @ $L_g = 1 \mu\text{m}$	$I_{\text{on}}/I_{\text{off}}$ @ $V_{ds} = 2\text{V}$	S.S. (mV/dec)	DIBL (mV/V)
5×10^{16}	10(5)	5×10^{18}	650	717	1.28×10^{-5}	164	60	$< 10^2$	164	111
5×10^{16}	10(5)	5×10^{18}	750	428.2	1.23×10^{-5}	280	90	$\sim 10^2$	273	44
5×10^{16}	10(5)	1×10^{19}	650	223.8	2.95×10^{-6}	272	91.5	$\sim 10^2$	151	80
5×10^{16}	10(5)	1×10^{19}	750	216.4	4.81×10^{-7}	288	93	$\sim 10^2$	275	50
1×10^{17}	6(3)	1×10^{20}	650	66.6	3.05×10^{-6}	678 @ $L_g = 0.6 \mu\text{m}$	354 @ $L_g = 0.6 \mu\text{m}$	1.7×10^3	194	75

*simulated implanted-ion concentration, **activation temperature, *** sheet resistance, ****specific contact resistance


E-mode III-V MOSFETs

Benchmark

- Natl Tsing-Hua Univ. } Self-aligned
- ◆ Univ. Singapore }
- Bell Labs } Non-self-aligned
- △ Purdue Univ. }
- + Freescale Univ. Glasgow }
- * IBM }

MBE-
Al₂O₃/GGO/In_{0.53}Ga_{0.47}As
 L_g=1μm
 I_d= 1.05 mA/μm
 g_m= 714 μS/μm
T. D. Lin et al.,
APL 93, 033516 (2008)

ALD-Al₂O₃/In_{0.53}Ga_{0.47}As
 L_g=0.6μm
 I_d= 678 μA/μm
 g_m= 354 μS/μm




Key – high κ 's/InGaAs interface

- Toward Fermi-level Unpinning and have achieved it
- GGO scalability and high-temperature thermodynamic stability of GGO/InGaAs
- Energy parameters
- MOSCAPs with different work function metals

Key – high κ 's/InGaAs interface

- Toward Fermi-level Unpinning and have achieved it
- GGO scalability and high-temperature thermodynamic stability of GGO/InGaAs
- Energy parameters
- MOSCAPs with different work function metals

In-situ MBE- $\text{Al}_2\text{O}_3/\text{GGO}/\text{n- and p-In}_{0.2}\text{Ga}_{0.8}\text{As}$





Fermi-level movement efficiency (FLE), an "aid" to show effectiveness of passivation;

FLE ~100% for perfected SiO_2/Si



FLE ~ 30% near mid-gap at 150°C, and much higher away from mid-gap at 25°C in the p- and n-samples

Comparison between $\text{Al}_2\text{O}_3/\text{GGO}$ and $\text{ALD-Al}_2\text{O}_3$ $n\text{-In}_{0.2}\text{Ga}_{0.8}\text{As}$ at room temperature

NTHU sample- $\text{Al}_2\text{O}_3(3\text{nm})/\text{GGO}(8.5\text{nm})$ on $\text{In}_{0.2}\text{Ga}_{0.8}\text{As}$



IMEC sample – $\text{ALD Al}_2\text{O}_3(10\text{nm})$ on $\text{In}_{0.15}\text{Ga}_{0.85}\text{As}$



GGO/InGaAs showed much better CV/GV (compared with that of ALD)

Fermi-Level Movement Efficiency (FLME) with Quasi-Static CV

Berglund's integral

$$\psi_s(V_G) - \psi_s(V_{FB}) = \int_{V_{FB}}^{V_G} \left(1 - \frac{C}{C_{ox}} \right) dV_G$$

C. N. Berglund et al., IEEE Trans. Electron Dev. Vol. 13, 701 (1966)


Assume gate voltage changes- ΔV_g ,

Fermi-level of a measured CV moves $\Delta\psi_s^m$
and an theoretical CV ($D_{it}=0$) moves $\Delta\psi_s^{id}$


Fermi-level movement efficiency (FLME) = $\frac{\Delta\psi_s^m}{\Delta\psi_s^{id}}$

$$\frac{\Delta\psi_s^m}{\Delta\psi_s^{id}} = \frac{\Delta\psi_s^m / \Delta V_g}{\Delta\psi_s^{id} / \Delta V_g}$$

$$\Rightarrow \text{FLME (\%)} = \frac{\text{measured } \psi_s - V_g \text{ slope}}{\text{theoretical } \psi_s - V_g \text{ slope}} \times 100\%$$






Berglund's integral






Fermi-Level Movement Efficiency (FLME)

Al/Al₂O₃(3nm)/GGO(7nm)/n-In_{0.2}Ga_{0.8}As/GaAs



Al/Al₂O₃(3nm)/GGO(5nm)/p-In_{0.2}Ga_{0.8}As/GaAs





Quasistatic and high frequency capacitance–voltage characterization of Ga_2O_3 –GaAs structures fabricated by *in situ* molecular beam epitaxy

M. Passlack,^{a)} M. Hong, and J. P. Mannaerts

AT&T Bell Laboratories, 600 Mountain Avenue, Murray Hill, New Jersey 07974




(Received 19 October 1995; accepted for publication 13 December 1995)

Interface properties of Ga_2O_3 –GaAs structures fabricated using *in situ* multiple-chamber molecular beam epitaxy have been investigated. The oxide films were deposited on clean, atomically ordered (100) GaAs surfaces at $\approx 600^\circ\text{C}$ by electron-beam evaporation using a $\text{Gd}_3\text{Ga}_5\text{O}_{12}$ single-crystal source. Metal–insulator–semiconductor structures have been fabricated in order to characterize the Ga_2O_3 –GaAs interface by capacitance–voltage measurements in quasistatic mode and at frequencies between 100 Hz and 1 MHz. The formation of inversion layers in both *n* and *p*-type GaAs has been clearly established. Using the quasistatic/high frequency technique, the interface state density has been derived as a function of band gap energy and a midgap interface state density in the mid $10^{10} \text{ cm}^{-2} \text{ eV}^{-1}$ range has been inferred. Charge trapping in the oxide has been revealed as the dominant trapping mechanism. © 1996 American Institute of Physics. [S0003-6951(96)03408-4]



CV curve at 100 Hz should not rise up.

GGO Unpins the $\text{In}_{0.2}\text{Ga}_{0.8}\text{As}$ Fermi level



illuminated

$\text{Al}_2\text{O}_3/\text{GGO}/\text{p-In}_{0.2}\text{Ga}_{0.8}\text{As}/\text{p-GaAs}$

■ High k :

GGO: 14-15




Al_2O_3 : 8

■ Low leakage




■ unpinned Fermi-level

■ The role played by In ?

***ALD-HfO₂ on In_{0.53}Ga_{0.47}As
with short air exposure ~10 min
k ~17@100 kHz, CET=1nm***




Achieving a low D_{it} in ALD- Al_2O_3 on $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ with short air exposure




- very sharp $\text{Al}_2\text{O}_3/\text{InGaAs}$ interface
- Fermi-level moves across the nearly entire bandgap
- high FLME of **63%** near midgap

D_{it} Overestimation in Small Band-gap Semiconductors Using Conductance Method

GeO_xN_y on Ge






ALD-Al₂O₃ on In_{0.53}Ga_{0.47}As



- $D_{it} = 8.5 \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$ extracted at 300k
- $D_{it} = 7.0 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$ extracted at 80k
- $D_{it} = 3 \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$ extracted at 300k
- Overestimating D_{it} due to weak inversion at depletion region

Charge Pumping

ALD- Al_2O_3 on $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$



- A low mean $D_{it} \sim 2.5 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$ near midgap ($\pm 0.2 \text{ eV}$)
- A D_{it} of $\sim (2-4) \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$ in the lower half of the bandgap and $10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$ in the upper half of the bandgap
- A low bulk trap density $\sim 7 \times 10^{18} \text{ cm}^{-3}$

Key – high κ 's/InGaAs interface

- Toward Fermi-level Unpinning and have achieved it
- GGO scalability and high-temperature thermodynamic stability of GGO/InGaAs
- Energy parameters
- MOSCAPs with different work function metals

Summary of samples

N-type

■ TH622

MBE $\text{Al}_2\text{O}_3/\text{GGO}(10\text{nm})/\text{In}_{0.2}\text{Ga}_{0.8}\text{As}$

■ TH647

MBE $\text{Al}_2\text{O}_3/\text{GGO}(8.5\text{nm})/\text{In}_{0.2}\text{Ga}_{0.8}\text{As}$

■ TH663

MBE $\text{Al}_2\text{O}_3/\text{GGO}(4.5\text{nm})/\text{In}_{0.2}\text{Ga}_{0.8}\text{As}$

P-type

■ TH834


MBE $\text{Al}_2\text{O}_3/\text{GGO}(8.5\text{nm})/\text{In}_{0.2}\text{Ga}_{0.8}\text{As}$

■ TH857


MBE $\text{Al}_2\text{O}_3/\text{GGO}(5.0\text{nm})/\text{In}_{0.2}\text{Ga}_{0.8}\text{As}$

■ TH908


MBE $\text{Al}_2\text{O}_3/\text{GGO}(3.0\text{nm})/\text{In}_{0.2}\text{Ga}_{0.8}\text{As}$




C-V Characteristics



J-E Characteristics



Low leakage current density
 @ $V_g = V_{fb} - 1V$
 $\sim 10^{-8} - 10^{-9}$ A/cm² for various GGO
 thicknesses



Low leakage current density
 @ $V_g = V_{fb} + 1V$
 $\triangleright 10^{-8} - 10^{-9}$ A/cm² [GGO ≥ 8.5 nm]
 $\triangleright 3.1 \times 10^{-5}$ A/cm² [GGO 4.5nm]

Electrical properties of Au(Ni)/Al₂O₃/GGO/In_{0.2}Ga_{0.8}As/GaAs



Au gate metal (N₂ 800⁰C 10 s + FG 375⁰C 30 min with B.E(AuGe-Ni-Au))

GGO thickness	GGO κ value	V _{fb}	Dispersion (10k-500k)	J@V _{fb} +1V (A/cm ²)	D _{it} (cm ⁻² eV ⁻¹)	GGO CET
10 nm	14-15	1.1V	2.2%	1.46×10 ⁻⁹	1.4×10 ¹¹	2.7 nm
8.5 nm	14-16	1.1V	4.7%	1.78×10 ⁻⁹	2.6×10 ¹¹	2.2nm
4.5 nm	14-16	1.1V	5.4%	3.1×10 ⁻⁵	1.3×10 ¹¹	1.2 nm

Ni gate metal (He 850⁰C 10 s + 3000C 30min in with B.E(TiN))

GGO thickness	GGO κ value	V _{fb}	Dispersion (10k-500k)	J@V _{fb} +1V (A/cm ²)	D _{it} (cm ⁻² eV ⁻¹)	GGO CET
8.5 nm	14-16	-0.9V	5.71%	8.55×10 ⁻⁹	1.1×10 ¹¹	2.21 nm
5nm	15-17	-0.9V	4.22%	2.9×10 ⁻⁹	1.5×10 ¹¹	1.2nm
3 nm	15-17	-0.9V	6.62%	4.72×10 ⁻⁹	1.2×10 ¹¹	0.73 nm

GGO scalability



n-type

t_{GGO} (nm)	10	8.5	4.5
CET_{GGO} (nm)	2.7	2.2	1.2

p-type

t_{GGO} (nm)	8.5	5	3
CET_{GGO} (nm)	2.21	1.2	0.73


Key – high κ 's/InGaAs interface

- Toward Fermi-level Unpinning and have achieved it
- GGO scalability and high-temperature thermodynamic stability of GGO/InGaAs
- **Energy parameters**
- MOSCAPs with different work function metals


Depth profile of ALD-HfO₂/In_{0.15}Ga_{0.85}As: SR-XPS

Native oxide/In_{0.15}Ga_{0.85}As



$h\nu = 680$ eV



$h\nu = 680$ eV




$h\nu = 680$ eV




8nm-HfO₂/In_{0.15}Ga_{0.85}As



$h\nu = 680$ eV



$h\nu = 680$ eV



$h\nu = 680$ eV




Fermi level unpinning at ALD-oxide/InGaAs

M.L.Huang, et al, APL
Dec 2005; citations:53

Different chemical reaction for TEMAH/H₂O and TMA/H₂O on air-exposed InGaAs surface

Fraction of a mono-layer As₂O₅




Fermi Level unpinning


arsenic oxide was removed

Interfacial layer:
Ga₂O₃; In₂O₃; In(OH)₃

Valence band offsets: determined by XPS



Bandgap of oxide : determined by photoemission-EELS





The minimum energy of band-to-band transition => Bandgap (E_g)

Energy-Band Parameters at $\text{HfO}_2/\text{InGaAs}$

$$\Delta E_v = (E_{CL}^{\text{InGaAs}} - E_{\text{VBM}}^{\text{InGaAs}}) + (E_{CL}^{\text{oxide}} - E_{CL}^{\text{InGaAs}}) - (E_{CL}^{\text{oxide}} - E_{\text{VBM}}^{\text{oxide}})$$

	$E_{\text{As}3d_{5/2}}^{\text{InGaAs}} - E_{\text{VBM}}^{\text{InGaAs}}$	$E_{\text{Hf}4f_{7/2}}^{\text{oxide}} - E_{\text{As}3d_{5/2}}^{\text{InGaAs}}$	$E_{\text{Hf}4f_{7/2}}^{\text{oxide}} - E_{\text{VBM}}^{\text{oxide}}$	ΔE_v
HfO_2/GaAs	40.36 eV	-23.58 eV	14.19 eV	2.62 eV
$\text{HfO}_2/\text{In}_{0.15}\text{Ga}_{0.85}\text{As}$	40.42 eV	-23.56 eV	14.19 eV	2.67 eV
$\text{HfO}_2/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$	40.57 eV	-23.52 eV	14.19 eV	2.86 eV



[1] M. L. Huang et al., APL 89, (2006)

Conduction band offsets: F-N tunneling

$$\ln(J_{FN}/E_{ox}^2) = S/E_{ox} + \ln(C)$$

$$S = -8\pi(2m^*)^{1/2}(\varphi)^{3/2}/3qh$$

$$C = q^3/8\pi h \varphi m^*$$

Φ_m : metal work function


χ_s : electron affinity of InGaAs

$$(\varphi^- - \varphi^+) = (\Phi_m - \chi_s) \quad \text{--- (1)}$$


$$S^+ = -8\pi(2m^*)^{1/2}(\varphi^+)^{3/2}/3qh \quad \text{--- (2)}$$

$$S^- = -8\pi(2m^*)^{1/2}(\varphi^-)^{3/2}/3qh \quad \text{--- (3)}$$

8.3nm-HfO₂ / In_{0.15}Ga_{0.85}As



7.8nm-HfO₂ / In_{0.53}Ga_{0.47}As



[1] T.S. Lay et al, Solid State Electron. 45, (2001)

[2] Y. C. Chang, et. al. Appl. Phys. Lett, 92, 072901 (2008).

deviation : ± 0.08 eV 53

Discussion: Energy band parameters


ALD-Al₂O₃/In_xGa_{1-x}As

x=0 x=0.15 x=0.25 x=0.5




ALD-HfO₂/In_xGa_{1-x}As

x=0 x=0.15 x=0.25 x=0.5




deviation : $\pm 0.1 \text{ eV}$

ALD-Al₂O₃/In_{0.15}Ga_{0.85}As



ALD-HfO₂/In_{0.5}Ga_{0.5}As

x=0.5



Conclusion

- Perfecting the best atomic-scale hetero-structures and their interfaces in **high κ and high mobility semiconductors**
- Probing them with the most powerful analytical tools (XPS and x-ray diffraction using **synchrotron radiation**, *in-situ* XPS, and HR-TEM)
- Producing novel, high-performance electronic devices ready for **beyond Si CMOS**