

AOARD




# Nano-electronics of high $\kappa$ dielectrics on high mobility channel semiconductors for key technologies beyond Si CMOS

T. D. Lin, P. Chang, M. L. Huang, H. C. Chiu, C. A. Lin,  
W. H. Chang, Y. J. Lee, Y. C. Chang, and Y. H. Chang  
**J. Kwo** and **M. Hong**


*National Tsing Hua University, Hsinchu, Taiwan*

# Electron mobilities in GaAs, Si, and Ge

**GaAs**



**Si and Ge**



Measured drift mobility in Si and Ge  
(F. J. Morin and J. P. Maita, Phys. Rev., 94, 1526, **(1954)** and  
96, 28 (1954))

Solid curve: theory with combined polar and ionized-impurity scattering (Ehrenreich: JAP 32, 2155, 1961)  
Experimental points o: Reid and Willardson: J. Electronics and Control, 5, 54 (**1958**) ▲:  
Weisberg, Rosi, and Herkert: Metallurgical Soc. Conf., v.5  
“Properties of elemental and compound semiconductors, Interscience Publishers, New York, p.275

## DRIFT MOBILITIES ( $\text{cm}^2/\text{V-s}$ ) in Ge, Si, and GaAs at 300K

|                        | Ge          |             | Si          |            | GaAs        |            |
|------------------------|-------------|-------------|-------------|------------|-------------|------------|
|                        | $\mu_n$     | $\mu_p$     | $\mu_n$     | $\mu_p$    | $\mu_n$     | $\mu_p$    |
| value at 300K          | <b>3900</b> | 1900        | <b>1400</b> | 470        | <b>8500</b> | 340        |
| Temperature dependence | $T^{-1.66}$ | $T^{-2.33}$ | $T^{-2.5}$  | $T^{-2.7}$ | —           | $T^{-2.3}$ |

## Background leading to unpin surface Fermi level in III-V compound semiconductors

---

- Late 1980s to early 1990s, problems in then AT&T's pump lasers (980 nm) for undersea optical fiber cable (trans-Atlantic)
- Semiconductor facet (HR, AR) coating
  - Reducing defects between InGaAs (GaAs) and coating dielectrics
- Passivation of the facets
- Electronic passivation much more stringent than optical passivation
  - (110) vs (100) of InGaAs (GaAs)

# Pioneering work of GaAs and InGaAs MOSFET's using $\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)$ at Bell Labs w/o 2 overlayers

- 1994
  - novel oxide  $\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)$  to effectively passivate GaAs surfaces
- 1995
  - establishment of accumulation and inversion in p- and n-channels in  $\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)$ -GaAs MOS diodes with a low  $D_{it}$  of  $2-3 \times 10^{10} \text{ cm}^{-2} \text{ eV}^{-1}$  (IEDM)
- 1996
  - first e-mode GaAs MOSFETs in p- and n-channels with inversion (IEDM)
  - Thermodynamically stable
- 1997
  - e-mode inversion-channel n-InGaAs/InP MOSFET with  $g_m = 190 \text{ mS/mm}$ ,  $I_d = 350 \text{ mA/mm}$ , and mobility of  $470 \text{ cm}^2/\text{Vs}$  (DRC, EDL)
- 1998
  - d-mode GaAs MOSFETs with negligible drain current drift and hysteresis (IEDM)
  - e-mode GaAs MOSFETs with improved drain current (over 100 times)
  - Dense, uniform microstructures; smooth, atomically sharp interface; low leakage currents
- 1999
  - GaAs power MOSFET
  - Single-crystal, single-domain  $\text{Gd}_2\text{O}_3$  epitaxially grown on GaAs
- 2000
  - demonstration of GaAs CMOS inverter

## 1897 J. J. Thomson discovery of electron

## 1947 The Transistor





Figure 2.  
The three inventors of the transistor: (left to right) William Shockley, John Bardeen, and Walter Brattain, who were awarded the 1956 Nobel Prize in physics.



The Transistor  
50th Anniversary: 1947–1997

## 2007 High k + metal gate on Si for 45 nm node CMOS

## What next – III-V InGaAs, GaN, Ge MOS ?

□ Mervin Kelly, the then Director of Res. at Bell Labs, had predicted the problem and had already taken action to find a solution.

- Although relays and vacuum tubes were apparently making all things possible in telephony, he had predicted for some years that the low speed of relays and the short life and high power consumption of tubes would eventually limit further progress in telephony and other electronic endeavors.
- In the summer of 1945, Kelly had established a research group at Bell Labs to focus on the understanding of semiconductors. The group also had a long-term goal of creating a solid-state device that might eventually replace the tube and the relay.

## For Chip Makers, Hybrids May Be a Way Forward – NYTimes (Dec. 2009)

By [John Markoff](#)

Searching for new ways to make computers that run faster and use less power, the chip industry is once again eyeing some **exotic** materials that can offer great speed, but have been more costly and difficult to manufacture than silicon.

The materials, so-called **III-V** semiconductors, include compounds like **gallium arsenide and indium phosphide**. They have found their way into military and communications uses, but have largely been relegated to niches by more standard silicon-based manufacturing processes.

The legendary supercomputer designer Seymour [Cray](#) used gallium arsenide in his Cray 3 and Cray 4 designs. In general, though, the materials have not had the [low-power](#) characteristics that have

- ✓ **exotic** materials compounds like **gallium arsenide and indium phosphide**
- ✓ **a new kind of hybrid chip, integrating radio or optical communications III-V-based transistors at lower power without losing all of their speed advantages**
- ✓ **MOSFET**, Not MESFET, HEMT
- ✓ **four chip generations**

working chips at the next step down, 32 nanometers. Intel can now place about one billion transistors in its most advanced microprocessors, and the next step toward smaller scale, which will double the number of transistors available to circuit designers, will probably take place toward the end of 2009.

It might be **four chip generations**, however, before Intel adds the new hybrid approach to its commercial chips, said Mike Mayberry, the company's director of components research.

The new technology could have widespread applications in consumer electronics products. During a news conference on Monday, industry executives expressed optimism about the new technique, which they said was still years away from commercialization.

# Outline

## Motivation

- Why InGaAs, Ge? Why MOSFET?


## Experimental

- Novel
- Chara
- struct
- (XPS)

HfC

Ge

Ge



# Do we need a new methodology for GaAs passivation?

A. M. Green and W. E. Spicer  
*Stanford University*  
JVST A11(4), 1061, 1993

Sulfur passivation – Sandroff et al,  
Bell Labs APL51, 33, 1987  
Sb passivation – Cao et al, Stanford  
Surf. Sci. 206, 413, 1988


“A new methodology for passivating compound semiconductors is presented in which two overlayers are used. In this approach, the first layer defines the surface electronically and the second provides long term protection.”

***Is it possible to have a III-V (GaAs) MOS, similar to  $\text{SiO}_2/\text{Si}$ , in which a low  $D_{it}$ , a low  $J$ , thermodynamic stability at high temp. ( $>800^\circ\text{C}$ ), single layer of gate dielectric, no S and Sb, etc are achievable?***



**YES!!!**

Is it necessary to have GeON as an interfacial layer in Ge MOS?

**No!!!**





# Pioneer Work : Single Crystal $\text{Gd}_2\text{O}_3$ Films on GaAs



M. Hong, J. Kwo et al,  
Science 283, p.1897, 1999

**Gd<sub>2</sub>O<sub>3</sub> (110) 25Å**



# ULTRAHIGH VACUUM DEPOSITION OF OXIDES

Initial thinking: to attain  $\text{Ga}_2\text{O}_3$  film for passivation

High-purity single crystal  $\text{Ga}_5\text{Gd}_3\text{O}_{12}$  (GGG) source


Evaporation (sublime) by e-beam

$\text{Gd}_2\text{O}_3$  ionic oxide  
 $T_m > 4000\text{K}$

$\text{Ga}_2\text{O}_3$  more covalent oxide  
 $T_m \sim 2000\text{K}$

$\text{Ga}_2\text{O}_3$  evaporated mostly, and formed amorphous  $\text{Ga}_2\text{O}_3$  film

$(\text{Ga},\text{Gd})_2\text{O}_3$





Mixed Oxide  $(\text{Ga},\text{Gd})_2\text{O}_3$

$\text{Gd}/(\text{Ga}+\text{Gd}) > 20\%$   
 $\text{Gd}^{+3}$  stabilize  $\text{Ga}^{+3}$


Pure  $\text{Gd}_2\text{O}_3$  Film

Single domain, epitaxial film  
in (110)  $\text{Mn}_2\text{O}_3$  structure




# Initial growth of $\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)$ 1.1 nm thick

Intensity [arbitr.units]



X-ray diffraction of normal scan and rocking curve

In-situ RHEED pattern showing a single crystal growth





- MBE – compound semiconductor growth – **A. Y. Cho** (National Medal of Science 1993 and National Medal of Technology 2007)
- MBE – metal and oxide growth – **J. Kwo** (first in discovering anti-ferromagnetic coupling through non-magnetic layer in magnetic superlattices PRL's 1985 – 1986)



**Frank Shu, UC University Professor and former President of Tsing Hua Univ.**


# Growth of $\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)$ films using e-beam evaporation from $\text{Ga}_5\text{Gd}_3\text{O}_{12}$ target – RBS studies



Identified the essential role of  $\text{Gd}_2\text{O}_3$   
The  $\text{Gd}/(\text{Ga}+\text{Gd})$  ratio needs to be greater than 20%  
The electropositive  $\text{Gd}^{+3}$  may stabilize  $\text{Ga}^{+3}$  in the film

# Device Scaling – Beyond 22-16 nm node: high $\kappa$ , metal gates, and high mobility channel

1960 Kahng and Atalla, Bell Labs First MOSFET



Metal gate

High  $\kappa$  gate dielectric

Oxide/semiconductor interface

High mobility channel

Moore's Law:

*The number of transistors per square inch doubles every 18 months*

*Integration of IIIV, Ge, GaN with Si*

Shorter gate length L

Thinner gate dielectrics  $t_{ox}$

Driving force :


High speed

Lower power consumption


High package density

|                              | Si              | GaAs            | In <sub>0.53</sub> Ga <sub>0.47</sub> As | GaN             | InAs            | InSb            | units   |
|------------------------------|-----------------|-----------------|--|-----------------|-----------------|-----------------|---|
| Energy gap                   | 1.12            | 1.43            | 0.75                                     | 3.40            | 0.354           | 0.17            | eV  |
| Lattice constant             | 5.431           | 5.65            | 5.87                                     | 3.19            | 6.06            | 6.50            | Å   |
| Electron effective mass      | 0.19            | 0.063           | 0.041                                    | 0.20            | 0.023           | 0.014           | -   |
| Electron mobility            | 1500            | 8500            | 14000                                    | 1300            | 25000           | 78000           | cm <sup>2</sup> V <sup>-1</sup> s <sup>-1</sup> |
| Electron saturation velocity | $1 \times 10^7$ | $2 \times 10^7$ | $8 \times 10^6$                          | $3 \times 10^7$ | $3 \times 10^7$ | $5 \times 10^7$ | cm s <sup>-1</sup>                              |
| Electron mean free path      | 0.07            | 0.15            | 0.19                                     | 0.2             | 0.27            | 0.58            | μm  |





# **Proposed Solutions to Challenges of III-V (Ge) MOSFET**



# Enhancement-mode devices




# Buried Channel Transistor - HEMT





D.-H. Kim et al., IEEE EDL, p. 830, (2008)

D.-H. Kim et al., IEDM, p. 719, (2008)


# Surface channel InGaAs MOSFET with non-self-aligned Process



- 1) NH<sub>4</sub>OH surface pretreatment
- 2) ALD Al<sub>2</sub>O<sub>3</sub> 30nm as an encapsulation layer
- 2) S/D patterning and Si implantation (30KeV/1E14 & 80KeV/1E14)
- 3) S/D activation using RTA (700-800°C 10s in N<sub>2</sub>)
- 4) ALD re-growth: Al<sub>2</sub>O<sub>3</sub>
- 5) PDA: 400-600°C 30s in N<sub>2</sub>
- 6) S/D contact patterning and Au/Ge/Ni ohmic metal evaporation and 400°C metallization
- 7) Gate patterning and Ni/Au or Al/Au evaporation




# Self-aligned inversion-channel InGaAs MOSFET



1. TiN sputtering
2. PMMA coating, E-beam writing, and hard mask deposition
3. Dry-etching
4. S/D patterning, implantation & activation
5. S/D contact region patterning, wet-etching of oxide, contact metal deposition, lift-off & ohmic alloying


# Output & Sub-threshold Characteristics

## Self-aligned inversion-channel TiN/Al<sub>2</sub>O<sub>3</sub>/GGO/In<sub>0.53</sub>Ga<sub>0.47</sub>As/InP MOSFET



1.  $t_{\text{TiN}} = 160\text{nm}$ ,  $t_{\text{Al}_2\text{O}_3} = 2\text{nm}$ ,  $t_{\text{GGO}} = 5\text{nm}$ ,  $W/L = 10/1\mu\text{m}$
  2.  $I_{d,\max} = 1.05 \text{ mA}/\mu\text{m}$  @  $V_g = 2\text{V}$ ,  $V_d = 2\text{V}$
  3.  $g_{m,\max} = 714 \mu\text{S}/\mu\text{m}$  @  $V_g = 0.7\text{V}$ ,  $V_d = 2\text{V}$
  4.  $V_{\text{th}} \sim 0.2\text{V}$ ,  $\mu_{\text{FE}} = 1300 \text{ cm}^2/\text{V}\cdot\text{s}$  (from transconductance analysis)
- Si NMOSFET  
90nm node  
 $L_g \sim 45\text{nm}$   
 $I_{d,\text{sat}} \sim 1 \text{ mA}/\mu\text{m}$

# Performance Trend




Performance for Si  
32 nm node  
 $I_{d,\text{sat}} = 1.5-1.6 \text{ mA}/\mu\text{m}$

Estimated Performance  
For  $L_g=0.5\mu\text{m}$



| $L_g$  | $20\mu\text{m}$ | $10\mu\text{m}$ | $8\mu\text{m}$ | $4\mu\text{m}$ | $2\mu\text{m}$ | $1\mu\text{m}$ | $0.5\mu\text{m}$                | $0.35\mu\text{m}$               |
|--|-----------------|-----------------|----------------|----------------|----------------|----------------|---------------------------------|---------------------------------|
| $I_{d,\text{sat}}$ ( $\mu\text{A}/\mu\text{m}$ ) | 60              | 104             | 140            | 263            | 506            | 1050           | $\sim 2\text{mA}/\mu\text{m}$   | $\sim 3\text{mA}/\mu\text{m}$   |
| $g_{m,\text{max}}$ ( $\mu\text{S}/\mu\text{m}$ ) | 34              | 56              | 81             | 152            | 320            | 714            | $\sim 1.4\text{mS}/\mu\text{m}$ | $\sim 2.1\text{mS}/\mu\text{m}$ |

# ALD-Al<sub>2</sub>O<sub>3</sub> on In<sub>0.53</sub>Ga<sub>0.47</sub>As MOSFETs





- Short air-exposure between ALD-Al<sub>2</sub>O<sub>3</sub> and InGaAs
- Self-aligned process
- $I_{d,\text{max}} = 288 \text{ mA}/\mu\text{m}$  @  $V_g = 4\text{V}$ ,  $V_d = 2\text{V}$
- $g_m = 93 \text{ } \mu\text{S}/\mu\text{m}$  @  $V_g = 1.6\text{V}$ ,  $V_d = 2\text{V}$

# ALD-Al<sub>2</sub>O<sub>3</sub> on In<sub>0.53</sub>Ga<sub>0.47</sub>As MOSFETs





- Low leakage current density for TiN/ALD-Al<sub>2</sub>O<sub>3</sub>/InGaAs withstanding dopant activation temp up to 750°C for 15 sec
- Gate-to-source leakage current < 10<sup>-12</sup> A @ V<sub>g</sub> = 4 V
- High peak electron mobility of 1330 cm<sup>2</sup>/V-s (split-CV)

# Sub-micron Gate Length ALD- $\text{Al}_2\text{O}_3/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}/\text{InP}$ MOSFET



- ◆  $W/L = 100/0.6\mu\text{m}$ ,  $t_{\text{ox}} = 6\text{nm}$ , CET  $\sim 3\text{nm}$
- ◆  $I_{d,\text{max}} = 678 \mu\text{A}/\mu\text{m}$  @  $V_g = 2.5\text{V}$ ,  $V_d = 4\text{V}$
- ◆  $g_{\text{m},\text{max}} = 354 \mu\text{S}/\mu\text{m}$  @  $V_g = 0.8\text{V}$ ,  $V_d = 4\text{V}$
- ◆  $V_{\text{th}} = 0.35\text{V}$ ,  $I_{\text{on}}/I_{\text{off}} = 1.7 \times 10^3$

# Sub-micron Gate Length ALD- $\text{Al}_2\text{O}_3/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}/\text{InP}$ MOSFET



| channel doping<br>( $\text{cm}^{-3}$ ) | $T_{ox}$<br>(CET)<br>[nm] | $SIC^*$<br>( $\text{cm}^{-3}$ ) | $T_a^{**}$<br>(°C) | $R_s^{***}$<br>( $\Omega/\square$ ) | $\rho_c^{****}$<br>( $\Omega \cdot \text{cm}^2$ ) | $I_{d,max}$<br>( $\mu\text{A}/\mu\text{m}$ )<br>$@ L_g = 1 \mu\text{m}$ | $G_m$<br>( $\mu\text{S}/\mu\text{m}$ )<br>$@ L_g = 1 \mu\text{m}$ | $I_{on}/I_{off}$<br>$@ V_{ds} = 2\text{V}$ | S.S.<br>(mV/dec) | DIBL<br>(mV/V) |
|--|---------------------------|---------------------------------|--------------------|-------------------------------------|---|---|---|--|------------------|----------------|
| $5 \times 10^{16}$                     | 10(5)                     | $5 \times 10^{18}$              | 650                | 717                                 | $1.28 \times 10^{-5}$                             | 164   | 60  | $< 10^2$                                   | 164              | 111            |
| $5 \times 10^{16}$                     | 10(5)                     | $5 \times 10^{18}$              | 750                | 428.2                               | $1.23 \times 10^{-5}$                             | 280   | 90  | $\sim 10^2$                                | 273              | 44             |
| $5 \times 10^{16}$                     | 10(5)                     | $1 \times 10^{19}$              | 650                | 223.8                               | $2.95 \times 10^{-6}$                             | 272   | 91.5  | $\sim 10^2$                                | 151              | 80             |
| $5 \times 10^{16}$                     | 10(5)                     | $1 \times 10^{19}$              | 750                | 216.4                               | $4.81 \times 10^{-7}$                             | 288   | 93  | $\sim 10^2$                                | 275              | 50             |
| $1 \times 10^{17}$                     | 6(3)                      | $1 \times 10^{20}$              | 650                | 66.6                                | $3.05 \times 10^{-6}$                             | $678$<br>$@ L_g = 0.6 \mu\text{m}$                                      | $354$<br>$@ L_g = 0.6 \mu\text{m}$                                | $1.7 \times 10^3$                          | 194              | 75             |
|  |                           |                                 |                    |                                     |   |   |   |  |                  |                |



\*simulated implanted-ion concentration, \*\*activation temperature, \*\*\* sheet resistance, \*\*\*\*specific contact resistance

# E-mode III-V MOSFETs Benchmark

- Natl Tsing-Hua Univ.
- ◆ Univ. Singapore
- Bell Labs
- △ Purdue Univ.
- + Freescale Univ. Glasgow
- \* IBM

**MBE-**  
 **$\text{Al}_2\text{O}_3/\text{GGO}/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$**   
 $L_g = 1 \mu\text{m}$   
 $I_d = 1.05 \text{ mA}/\mu\text{m}$   
 $g_m = 714 \mu\text{S}/\mu\text{m}$   
*T. D. Lin et al., APL 93, 033516 (2008)*


**ALD- $\text{Al}_2\text{O}_3/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$**   
 $L_g = 0.6 \mu\text{m}$   
 $I_d = 678 \mu\text{A}/\mu\text{m}$   
 $g_m = 354 \mu\text{S}/\mu\text{m}$



# Key – high $\kappa$ 's/InGaAs interface

---

- Toward Fermi-level Unpinning and have achieved it
- GGO scalability and high-temperature thermodynamic stability of GGO/InGaAs
- Energy parameters
- MOSCAPs with different work function metals




## Key – high $\kappa$ 's/InGaAs interface

---

- Toward Fermi-level Unpinning and have achieved it
- GGO scalability and high-temperature thermodynamic stability of GGO/InGaAs
- Energy parameters
- MOSCAPs with different work function metals

# In-situ MBE-Al<sub>2</sub>O<sub>3</sub>/GGO/ n- and p-In<sub>0.2</sub>Ga<sub>0.8</sub>As




**Fermi-level movement efficiency (FLE), an "aid" to show effectiveness of passivation;**

**FLE ~100% for perfected SiO<sub>2</sub>/Si**




**FLE ~ 30% near mid-gap at 150°C, and much higher away from mid-gap at 25°C in the p- and n-samples**

# Comparison between $\text{Al}_2\text{O}_3/\text{GGO}$ and ALD- $\text{Al}_2\text{O}_3$ $n\text{-In}_{0.2}\text{Ga}_{0.8}\text{As}$ at room temperature

NTHU sample- $\text{Al}_2\text{O}_3(3\text{nm})/\text{GGO}(8.5\text{nm})$  on  $\text{In}_{0.2}\text{Ga}_{0.8}\text{As}$



IMEC sample –ALD  $\text{Al}_2\text{O}_3(10\text{nm})$  on  $\text{In}_{0.15}\text{Ga}_{0.85}\text{As}$



GGO<sup>2</sup>/InGaAs showed much better CV/GV (compared with that of ALD)

# Fermi-Level Movement Efficiency (FLME) with Quasi-Static CV

Berglund's integral

$$\psi_s(V_G) - \psi_s(V_{FB}) = \int_{V_{FB}}^{V_G} \left( 1 - \frac{C}{C_{ox}} \right)$$

C. N. Berglund et al., IEEE Trans. Electron Dev. Vol. 13, 701 (1966)

Assume gate voltage changes-  $\Delta V_g$ ,


Fermi-level of a measured CV moves  $\Delta\psi_s^m$

and an theoretical CV ( $D_{it}=0$ ) moves  $\Delta\psi_s^{id}$

Fermi-level movement efficiency (FLME)=  $\frac{\Delta\psi_s^m}{\Delta\psi_s^{id}}$


$$\frac{\Delta\psi_s^m}{\Delta\psi_s^{id}} = \frac{\Delta\psi_s^m / \Delta V_g}{\Delta\psi_s^{id} / \Delta V_g}$$

$$\Rightarrow \text{FLME (\%)} = \frac{\text{measured } \psi_s - V_g \text{ slope}}{\text{theoretical } \psi_s - V_g \text{ slope}} \times 100\%$$









Gate Bias (V)

**Berglund's integral**



Gate Bias (V)

# Fermi-Level Movement Efficiency (FLME)





# Quasistatic and high frequency capacitance–voltage characterization of $\text{Ga}_2\text{O}_3$ –GaAs structures fabricated by *in situ* molecular beam epitaxy

M. Passlack,<sup>a)</sup> M. Hong, and J. P. Mannaerts  
AT&T Bell Laboratories, 600 Mountain Avenue, Murray Hill, New Jersey 07974


(Received 19 October 1995; accepted for publication 13 December 1995)

Interface properties of  $\text{Ga}_2\text{O}_3$ –GaAs structures fabricated using *in situ* multiple-chamber molecular beam epitaxy have been investigated. The oxide films were deposited on clean, atomically ordered (100) GaAs surfaces at  $\approx 600$  °C by electron-beam evaporation using a  $\text{Gd}_3\text{Ga}_5\text{O}_{12}$  single-crystal source. Metal–insulator–semiconductor structures have been fabricated in order to characterize the  $\text{Ga}_2\text{O}_3$ –GaAs interface by capacitance–voltage measurements in quasistatic mode and at frequencies between 100 Hz and 1 MHz. The formation of inversion layers in both *n* and *p*-type GaAs has been clearly established. Using the quasistatic/high frequency technique, the interface state density has been derived as a function of band gap energy and a midgap interface state density in the mid  $10^{10} \text{ cm}^{-2} \text{ eV}^{-1}$  range has been inferred. Charge trapping in the oxide has been revealed as the dominant trapping mechanism. © 1996 American Institute of Physics. [S0003-6951(96)03408-4]






CV curve at 100 Hz should not rise up.

# GGO Unpins the $\text{In}_{0.2}\text{Ga}_{0.8}\text{As}$ Fermi level






# *ALD-HfO<sub>2</sub> on In<sub>0.53</sub>Ga<sub>0.47</sub>As with short air exposure ~10 min*

*k ~17@100 kHz, CET=1nm*




# Achieving a low $D_{it}$ in ALD- $\text{Al}_2\text{O}_3$ on $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ with short air exposure




- very sharp  $\text{Al}_2\text{O}_3/\text{InGaAs}$  interface
- Fermi-level moves across the nearly entire bandgap
- high FLME of **63%** near midgap

# $D_{it}$ Overestimation in Small Band-gap Semiconductors Using Conductance Method

GeO<sub>x</sub>N<sub>y</sub> on Ge



ALD-Al<sub>2</sub>O<sub>3</sub> on In<sub>0.53</sub>Ga<sub>0.47</sub>As






- $D_{it} = 3 \times 10^{12}$  cm<sup>-2</sup>eV<sup>-1</sup> extracted at 300k
- Overestimating  $D_{it}$  due to weak inversion at depletion region


- $D_{it} = 8.5 \times 10^{12}$  cm<sup>-2</sup>eV<sup>-1</sup> extracted at 300k
- $D_{it} = 7.0 \times 10^{11}$  cm<sup>-2</sup>eV<sup>-1</sup> extracted at 80k

# Charge Pumping

**ALD-Al<sub>2</sub>O<sub>3</sub> on In<sub>0.53</sub>Ga<sub>0.47</sub>As**



- A low mean  $D_{it} \sim 2.5 \times 10^{11} \text{ cm}^{-2}\text{eV}^{-1}$  near midgap ( $\pm 0.2\text{eV}$ )
- A  $D_{it}$  of  $\sim (2-4) \times 10^{11} \text{ cm}^{-2}\text{eV}^{-1}$  in the lower half of the bandgap and  $10^{12} \text{ cm}^{-2}\text{eV}^{-1}$  in the upper half of the bandgap
- A low bulk trap density  $\sim 7 \times 10^{18} \text{ cm}^{-3}$



## **Key – high $\kappa$ 's/InGaAs interface**

---

- Toward Fermi-level Unpinning and have achieved it
- GGO scalability and high-temperature thermodynamic stability of GGO/InGaAs
- Energy parameters
- MOSCAPs with different work function metals


# Summary of samples

## N-type







- TH622  
MBE  $\text{Al}_2\text{O}_3$ /GGO(10nm)/ $\text{In}_{0.2}\text{Ga}_{0.8}\text{As}$
- TH647  
MBE  $\text{Al}_2\text{O}_3$ /GGO(8.5nm)/ $\text{In}_{0.2}\text{Ga}_{0.8}\text{As}$
- TH663  
MBE  $\text{Al}_2\text{O}_3$ /GGO(4.5nm)/ $\text{In}_{0.2}\text{Ga}_{0.8}\text{As}$

## P-type


- TH834  
MBE  $\text{Al}_2\text{O}_3$ /GGO(8.5nm)/ $\text{In}_{0.2}\text{Ga}_{0.8}\text{As}$
- TH857  
MBE  $\text{Al}_2\text{O}_3$ /GGO(5.0nm)/ $\text{In}_{0.2}\text{Ga}_{0.8}\text{As}$
- TH908  
MBE  $\text{Al}_2\text{O}_3$ /GGO(3.0nm)/ $\text{In}_{0.2}\text{Ga}_{0.8}\text{As}$




# C-V Characteristics



# J-E Characteristics



Low leakage current density  
@ $V_g = V_{fb} - 1V$   
~ $10^{-8}$ - $10^{-9}$  A/cm $^2$  for various GGO  
thicknesses



Low leakage current density  
@ $V_g = V_{fb} + 1V$   
➤  $10^{-8}$ - $10^{-9}$  A/cm $^2$  [ $GGO \geq 8.5\text{nm}$ ]  
➤  $3.1 \times 10^{-5}$  A/cm $^2$  [ $GGO 4.5\text{nm}$ ]

# Electrical properties of Au(Ni)/Al<sub>2</sub>O<sub>3</sub>/GGO/In<sub>0.2</sub>Ga<sub>0.8</sub>As/GaAs



Au gate metal (N<sub>2</sub> 800°C 10 s + FG 375°C 30 min with B.E(AuGe-Ni-Au))

| GGO thickness | GGO κ value | V <sub>fb</sub> | Dispersion (10k-500k) | J@V <sub>fb</sub> +1V (A/cm <sup>2</sup> ) | D <sub>it</sub> (cm <sup>-2</sup> eV <sup>-1</sup> ) | GGO CET |
|---------------|-------------|-----------------|-----------------------|--|--|---------|
| 10 nm         | 14-15       | 1.1V            | 2.2%                  | 1.46×10 <sup>-9</sup>                      | 1.4×10 <sup>11</sup>                                 | 2.7 nm  |
| 8.5 nm        | 14-16       | 1.1V            | 4.7%                  | 1.78×10 <sup>-9</sup>                      | 2.6×10 <sup>11</sup>                                 | 2.2nm   |
| 4.5 nm        | 14-16       | 1.1V            | 5.4%                  | 3.1×10 <sup>-5</sup>                       | 1.3×10 <sup>11</sup>                                 | 1.2 nm  |

Ni gate metal (He 850°C 10 s + 3000C 30min in with B.E(TiN))

| GGO thickness | GGO κ value | V <sub>fb</sub> | Dispersion (10k-500k) | J@V <sub>fb</sub> +1V (A/cm <sup>2</sup> ) | D <sub>it</sub> (cm <sup>-2</sup> eV <sup>-1</sup> ) | GGO CET |
|---------------|-------------|-----------------|-----------------------|--|--|---------|
| 8.5 nm        | 14-16       | -0.9V           | 5.71%                 | 8.55×10 <sup>-9</sup>                      | 1.1×10 <sup>11</sup>                                 | 2.21 nm |
| 5nm           | 15-17       | -0.9V           | 4.22%                 | 2.9×10 <sup>-9</sup>                       | 1.5×10 <sup>11</sup>                                 | 1.2nm   |
| 3 nm          | 15-17       | -0.9V           | 6.62%                 | 4.72×10 <sup>-9</sup>                      | 1.2×10 <sup>11</sup>                                 | 0.73 nm |

# GGO scalability




n-type

| $t_{\text{GGO}}$ (nm)          | 10  | 8.5 | 4.5 |
|--------------------------------|-----|-----|-----|
| $\text{CET}_{\text{GGO}}$ (nm) | 2.7 | 2.2 | 1.2 |

p-type

| $t_{\text{GGO}}$ (nm)          | 8.5  | 5   | 3    |
|--------------------------------|------|-----|------|
| $\text{CET}_{\text{GGO}}$ (nm) | 2.21 | 1.2 | 0.73 |



## **Key – high $\kappa$ 's/InGaAs interface**


---

- Toward Fermi-level Unpinning and have achieved it
- GGO scalability and high-temperature thermodynamic stability of GGO/InGaAs
- Energy parameters
- MOSCAPs with different work function metals


# Depth profile of ALD-HfO<sub>2</sub>/In<sub>0.15</sub>Ga<sub>0.85</sub>As: SR-XPS

## Native oxide/In<sub>0.15</sub>Ga<sub>0.85</sub>As



$h\nu = 680 \text{ eV}$



$h\nu = 680 \text{ eV}$




$h\nu = 680 \text{ eV}$




## 8nm-HfO<sub>2</sub>/In<sub>0.15</sub>Ga<sub>0.85</sub>As



$h\nu = 680 \text{ eV}$



$h\nu = 680 \text{ eV}$



$h\nu = 680 \text{ eV}$




# Fermi level unpinning at ALD-oxide/InGaAs

M.L.Huang, et al, APL  
Dec 2005; citations:53

Different chemical reaction for TEMAH/H<sub>2</sub>O and TMA/H<sub>2</sub>O on air-exposed InGaAs surface


Fraction of a mono-layer As<sub>2</sub>O<sub>5</sub>




Fermi Level unpinning

arsenic oxide was removed

Interfacial layer:  
Ga<sub>2</sub>O<sub>3</sub>; In<sub>2</sub>O<sub>3</sub>; In(OH)<sub>3</sub>




# Valence band offsets: determined by XPS



$$\Delta E_v = (E_{CL}^{\text{InGaAs}} - E_{VBM}^{\text{InGaAs}}) + (E_{CL}^{\text{oxide}} - E_{CL}^{\text{InGaAs}}) - (E_{CL}^{\text{oxide}} - E_{VBM}^{\text{oxide}})$$

# Bandgap of oxide : determined by photoemission-EELS

## O 1s EELS(Electron Energy Loss Spectroscopy)




The minimum energy of band-to-band transition => Bandgap ( $E_g$ )



# Energy-Band Parameters at $HfO_2/InGaAs$

$$\Delta E_v = (E_{CL}^{InGaAs} - E_{VBM}^{InGaAs}) + (E_{CL}^{oxide} - E_{CL}^{InGaAs}) - (E_{CL}^{oxide} - E_{VBM}^{oxide})$$

|                              | $E_{As3d_{5/2}}^{InGaAs} - E_{VBM}^{InGaAs}$ | $E_{Hf4f_{7/2}}^{oxide} - E_{As3d_{5/2}}^{InGaAs}$ | $E_{Hf4f_{7/2}}^{oxide} - E_{VBM}^{oxide}$ | $\Delta E_V$ |
|------------------------------|--|--|--|--------------|
| $HfO_2/GaAs$                 | 40.36 eV                                     | -23.58 eV  | 14.19 eV                                   | 2.62 eV      |
| $HfO_2/In_{0.15}Ga_{0.85}As$ | 40.42 eV                                     | -23.56 eV  | 14.19 eV                                   | 2.67 eV      |
| $HfO_2/In_{0.53}Ga_{0.47}As$ | 40.57 eV                                     | -23.52 eV  | 14.19 eV                                   | 2.86 eV      |



# Conduction band offsets: F-N tunneling

$$\ln(J_{FN}/E_{ox}^2) = S/E_{ox} + \ln(C)$$

$$S = -8\pi(2m^*)^{1/2}(\varphi)^{3/2}/3qh$$

$$C = q^3/8\pi\hbar\varphi m^*$$

$\Phi_m$ : metal work function

$X_s$ : electron affinity of InGaAs



$$(\varphi^- - \varphi^+) = (\Phi_m - X_s) \quad \dots (1)$$

$$S^+ = -8\pi(2m^*)^{1/2}(\varphi^+)^{3/2}/3qh \quad \dots (2)$$

$$S^- = -8\pi(2m^*)^{1/2}(\varphi^-)^{3/2}/3qh \quad \dots (3)$$

**8.3nm-HfO<sub>2</sub> / In<sub>0.15</sub>Ga<sub>0.85</sub>As**

**7.8nm-HfO<sub>2</sub> / In<sub>0.53</sub>Ga<sub>0.47</sub>As**



[1] T.S. Lay et al, Solid State Electron. 45, (2001)

[2] Y. C. Chang, et. al. Appl. Phys. Lett, 92, 072901 (2008).

deviation :  $\pm 0.08 \text{ eV}$  53

# Discussion: Energy band parameters

**ALD-Al<sub>2</sub>O<sub>3</sub>/In<sub>x</sub>Ga<sub>1-x</sub>As**

|   | x=0  | x=0.15 | x=0.25 | x=0.5 |
|---|------|--------|--------|-------|
| $\Delta E_c$                            | 1.71 | 1.83   | 1.89   | 2.09  |
| $E_g(\text{Al}_2\text{O}_3)$<br>~6.8 eV | 1.42 | 1.19   | 1.05   | 0.75  |
| $\Delta E_v$                            | 3.67 | 3.78   | 3.86   | 3.96  |

**ALD-HfO<sub>2</sub>/In<sub>x</sub>Ga<sub>1-x</sub>As**

|                                 | x=0  | x=0.15 | x=0.25 | x=0.5 |
|---------------------------------|------|--------|--------|-------|
| $\Delta E_c$                    | 1.41 | 1.59   | 1.66   | 1.84  |
| $E_g(\text{HfO}_2)$<br>~5.45 eV | 1.42 | 1.19   | 1.05   | 0.75  |
| $\Delta E_v$                    | 2.62 | 2.67   | 2.74   | 2.86  |

deviation :  $\pm 0.1$  eV

**ALD-Al<sub>2</sub>O<sub>3</sub>/In<sub>0.15</sub>Ga<sub>0.85</sub>As**

|   |                   |              |                  |
|---|-------------------|--------------|------------------|
| $E_g(\text{Al}_2\text{O}_3)$<br>~6.8 eV | 1.83 $\pm$ 0.1 eV | $\Delta E_c$ | 1.6 $\pm$ 0.1 eV |
|   | 1.19 eV           |              |                  |
|   | 3.78 eV           | $\Delta E_v$ |                  |

XPS method      FN tunneling

**ALD-HfO<sub>2</sub>/In<sub>0.5</sub>Ga<sub>0.5</sub>As**

|                                 |                            |              |                  |
|---------------------------------|----------------------------|--------------|------------------|
| $E_g(\text{HfO}_2)$<br>~5.45 eV | x=0.5<br>1.84 $\pm$ 0.1 eV | $\Delta E_c$ | 1.8 $\pm$ 0.1 eV |
|                                 | 0.75 eV                    |              |                  |
|                                 | 2.86 eV                    | $\Delta E_v$ |                  |

XPS method      FN tunneling

# Conclusion

- Perfecting the best atomic-scale hetero-structures and their interfaces in **high  $\kappa$**  and high mobility semiconductors
- Probing them with the most powerful analytical tools (XPS and x-ray diffraction using synchrotron radiation, *in-situ* XPS, and HR-TEM)
- Producing novel, high-performance electronic devices ready for **beyond Si CMOS**